Gregory Nutt
|
0a52f24e7b
|
ST32: Make selection of SDIO interrupt priority essentially impossible
|
2014-04-19 08:05:49 -06:00 |
|
Gregory Nutt
|
6a3a766b00
|
LPC17xx: Prioritized interrupts are not supported (although hooks are present to prioritize interrupts). Make LPC17 Ethernet default priority to be the system default, not the highest. If the unsupported feature is enabled, then at least it should do no harm
|
2014-04-19 07:56:59 -06:00 |
|
Gregory Nutt
|
4abb84524d
|
Fix an error introduced in the last commit
|
2014-04-19 07:54:52 -06:00 |
|
Gregory Nutt
|
4e72f42468
|
LPC17xx, TIVA, and Kinetis interrupt initialization: use the NVIC ICTR register to determine how many interrupt lines/registers are supported by the MCU
|
2014-04-17 14:51:53 -06:00 |
|
Gregory Nutt
|
9485fbf66e
|
SAM3/4 Interrupt initialization. Default interrupt priority not being set correctly
|
2014-04-17 14:02:22 -06:00 |
|
Gregory Nutt
|
d374d22738
|
STM32 OTGFS Host: If OTGFS_HCCHAR_ODDFRM is not goint to be set, then it should be cleared
|
2014-04-17 11:16:58 -06:00 |
|
Gregory Nutt
|
75e61f4b69
|
STM32 OTGFS Host: Changes from Leo for low-speed devices and interrupt endpoints
|
2014-04-17 10:52:27 -06:00 |
|
Gregory Nutt
|
c6d70e29bc
|
SAMA5 EMAC: Missing right parens from last change. Noted by Luciano Neri
|
2014-04-17 09:02:55 -06:00 |
|
Gregory Nutt
|
3133ebfcee
|
Move the un-definitions of __ramfuncs__ from the sam_clockconfig.c to the common up_internal.h header file so that the attribute will be applied the same to function definitions and prototypes.
|
2014-04-17 08:56:20 -06:00 |
|
Gregory Nutt
|
0184a957b7
|
Costmetic: Replace spaces with tabs
|
2014-04-16 16:26:46 -06:00 |
|
Gregory Nutt
|
d62455b0b8
|
STM32 OTGFS Host: Additional trace points from Leo
|
2014-04-16 12:56:21 -06:00 |
|
Gregory Nutt
|
80cded4e3e
|
STM32 F2: Fix SPI2 MOSI pin mapping. From dlsitzer
|
2014-04-16 12:35:33 -06:00 |
|
Gregory Nutt
|
dc3ef08a66
|
SAMA5 TWI: If running from SDRAM, BOARD_MCK_FREQUENCY is not a constant and cannot be used in pre-processor conditionals
|
2014-04-16 12:09:55 -06:00 |
|
Gregory Nutt
|
bf2bb55aac
|
SAMA5 SSC: If running from SDRAM, BOARD_MCK_FREQUENCY is not a constant and cannot be used in pre-processor conditionals
|
2014-04-16 10:58:23 -06:00 |
|
Gregory Nutt
|
1e35f1730d
|
SAMA5 EMAC/GMAC: If running from SDRAM, BOARD_MCK_FREQUENCY is not a constant and cannot be used in pre-processor conditionals
|
2014-04-16 10:13:08 -06:00 |
|
Gregory Nutt
|
1927c147be
|
SAMA5 CAN: If running from SDRAM, BOARD_MCK_FREQUENCY is not a constant and cannot be used in pre-processor conditionals
|
2014-04-16 10:00:32 -06:00 |
|
Gregory Nutt
|
c47816cbf6
|
Sourceforge Patch #37: Missing semicolon
|
2014-04-16 09:43:34 -06:00 |
|
Gregory Nutt
|
1b46ebc7f4
|
SAMA5 ADC: If running from SDRAM, BOARD_MCK_FREQUENCY is not a constant and cannot be used in pre-processor conditionals
|
2014-04-16 09:42:07 -06:00 |
|
Gregory Nutt
|
08218f977e
|
Updates to the STM32 OTGFS host logic from Leo
|
2014-04-15 08:49:33 -06:00 |
|
Gregory Nutt
|
7ad2ace833
|
Costmetic changes to some comments
|
2014-04-14 16:36:07 -06:00 |
|
Gregory Nutt
|
48cdbfe5ba
|
examples/touchscreen: Add a configuration option to indicate that there is or is not an architecture-specific initialization function
|
2014-04-14 12:26:49 -06:00 |
|
Gregory Nutt
|
1836e4eb6b
|
Removing more trailing whitespace
|
2014-04-13 17:54:59 -06:00 |
|
Gregory Nutt
|
f8024cf409
|
More trailing whilespace removal
|
2014-04-13 16:22:22 -06:00 |
|
Gregory Nutt
|
f7e5953804
|
Cosmetic changes for coding style; removal of dangling spaces at the end of lines
|
2014-04-13 13:18:06 -06:00 |
|
Gregory Nutt
|
494387b33b
|
Make sure that there is one space after for
|
2014-04-12 13:28:22 -06:00 |
|
Gregory Nutt
|
056aed1274
|
Make sure that there is one space between while and condition
|
2014-04-12 13:09:48 -06:00 |
|
Gregory Nutt
|
303cc1902b
|
Make sure that there is one space between if and condition
|
2014-04-12 12:53:19 -06:00 |
|
Gregory Nutt
|
a7789ce91f
|
STM32 OTF FS host: Use of OTGFX_VTRACEn_ macros must match use of usbhost_tracen() interface
|
2014-04-12 10:09:37 -06:00 |
|
Gregory Nutt
|
38728a35f5
|
STM32 OTG FS Hose and others: Remove some warnings
|
2014-04-12 09:58:23 -06:00 |
|
Gregory Nutt
|
3ae029fbe7
|
STM32 OTGFS Host: Fix a logic error introduced in the last check-in
|
2014-04-12 09:33:52 -06:00 |
|
Gregory Nutt
|
218554dc9d
|
STM32 OTGFS: Host USB tracing instrumentation added by Leo
|
2014-04-12 08:44:22 -06:00 |
|
Gregory Nutt
|
d128b47c71
|
SAMA5 TWI: Number of bytes transferred not be incremented on the first byte. From David Sidrane
|
2014-04-10 18:19:03 -06:00 |
|
Gregory Nutt
|
2fcc57edb0
|
mv ramlog.h and syslog.h to new include/nuttx/syslog
|
2014-04-10 09:29:30 -06:00 |
|
Gregory Nutt
|
c306884d84
|
Add logic for TM4C125GXL clocking based on prototype from from Daniel Carvalho with modifications. I think the LM4F120 may have broken before as well(?). In any event, the LM4F120 also works well with this chanage
|
2014-04-07 15:32:13 -06:00 |
|
Gregory Nutt
|
27811d28f9
|
Cosmetic changes to comments and README
|
2014-04-07 15:28:04 -06:00 |
|
Gregory Nutt
|
ac3865fd89
|
Updated README files and comments
|
2014-04-07 07:43:28 -06:00 |
|
Gregory Nutt
|
177cb595d5
|
SAMA5 UDPHS: Fix error where bit was not cleared to acknowledge receipt of data and to setup for the next incoming data
|
2014-04-06 13:13:31 -06:00 |
|
Gregory Nutt
|
6c5535cc38
|
SAMA5 clocking: USB clock setup needs to be done no matter the state of BMS and not matter how we are booting
|
2014-04-05 11:53:20 -06:00 |
|
Gregory Nutt
|
abca33bd6b
|
Cosmetic update to comments
|
2014-04-05 11:35:05 -06:00 |
|
Gregory Nutt
|
120589434f
|
Kconfig: Remove warnings. ARCH_RAMFUNCS depends on ARCH_HAVE_RAMFUNCS, so it is not possible to select ARCH_RAMFUNCS wihtout ARCH_HAVE_RAMFUNCS
|
2014-04-04 16:26:24 -06:00 |
|
Gregory Nutt
|
781f2804ee
|
SAMA5: Don't use MMU PMD bufferable bit to try to control write-through vs write-back. It does not work that way
|
2014-04-04 16:05:20 -06:00 |
|
Gregory Nutt
|
0b7ec97370
|
SAMA5 boards: Operation at 528Mhz has been verified
|
2014-04-04 10:36:53 -06:00 |
|
Gregory Nutt
|
69c69c45c6
|
SAMA5: Update from David Sidrane to last RAM function change: Apparently inline functions need to placed into the same RAM section, or they do not get inlined. From David Sidrane
|
2014-04-04 08:59:39 -06:00 |
|
Gregory Nutt
|
5eeb9f97fc
|
Fix a build error when only USB device tracing is enabled (from David Sidrane). Also an update to the USB tracing document
|
2014-04-04 08:56:10 -06:00 |
|
Gregory Nutt
|
2efc4d6396
|
SAMA5: On some hardware, reconfiguring the PLL while executing out of NOR FLASH causes crashes. This was fixed by David Sidrane by implementing RAM functions. The killer code is copied and executed from ISRAM and the crash is avoided.
|
2014-04-03 16:08:18 -06:00 |
|
Gregory Nutt
|
b884ab50f4
|
SAMA5: Fix SAMA5 so that interpretation of BMS bit is correct. From David Sidrane
|
2014-04-03 15:47:34 -06:00 |
|
Gregory Nutt
|
8d1781437d
|
ARMv7-A: Typo fix from David Sidrane
|
2014-04-03 15:43:13 -06:00 |
|
Gregory Nutt
|
5fef770362
|
SAMA5: Cosmetic updates to comments and README files
|
2014-04-03 15:30:00 -06:00 |
|
Gregory Nutt
|
048230fb94
|
SAMA5: When booting from SDRAM, don't copy vectors to ISRAM. Instread just set the VBAR register to add address of the vectors in SDRAM
|
2014-04-03 14:09:11 -06:00 |
|
Gregory Nutt
|
c9fc03d52f
|
If LOWVECTORS is selected, then we need to clear the VBAR register. A bootloader may have left the VBAR in an bad state
|
2014-04-03 13:09:30 -06:00 |
|