Gregory Nutt
|
47752a35c1
|
3rd time is a charm. Max is right, the initial priority setting should be NVIC_SYSH_PRIORITY_MIN
|
2014-07-24 16:51:07 -06:00 |
|
Gregory Nutt
|
8718dad9c8
|
Oops, should have been NVIC_SYSH_PRIORITY_DEFAULT
|
2014-07-24 16:42:15 -06:00 |
|
Gregory Nutt
|
7f5b88dbcd
|
LPC17 Ethernet: Added option to use the kernel worker thread to do most of the workload with CONFIG_NET_WORKER_THREAD option in Kconfig. Eliminated a problem with PHY DP83848C : it doesn't need a specific initialization on mbed. Critical bufix: From time to time (after some hours) the Ethernet receiver would lose one receive interrupt and the IP stack never recover because there is no receive watchdog as the transmit watchdog. From Max
|
2014-07-24 16:39:18 -06:00 |
|
Gregory Nutt
|
fdff663e57
|
Added burstmode ADC conversion mode, with CONFIG_ADC_BURSTMODE option in Kconfig. From Max
|
2014-07-24 16:23:31 -06:00 |
|
Gregory Nutt
|
ab572091c5
|
Mostly cosmetic changes from Max
|
2014-07-24 16:00:21 -06:00 |
|
Gregory Nutt
|
ad3626e61a
|
Eliminate warnings. From Max
|
2014-07-24 15:50:37 -06:00 |
|
Gregory Nutt
|
6dcb524d16
|
Correct the initial value of the BASEPRI register. This was apparently never being initialized. From Max
|
2014-07-24 15:37:13 -06:00 |
|
Gregory Nutt
|
0fcc0adaa2
|
Fix a recently introduced typo that was being masked by some bad conditional compilation
|
2014-07-22 11:45:14 -06:00 |
|
Gregory Nutt
|
17abe05357
|
Update ChangeLog
|
2014-07-22 07:25:01 -06:00 |
|
Gregory Nutt
|
3bb6a877fd
|
STM32 OTGFS device: Various changes to try to reduce that amount of time in interrupts handles and with interrupts disbled. Needs verification on other platforms. From Petteri Aimonen
|
2014-07-22 07:23:17 -06:00 |
|
Gregory Nutt
|
f76cac2773
|
Fix typos in the STM32 DAC header file. From Petteri Aimonen
|
2014-07-22 07:13:33 -06:00 |
|
Gregory Nutt
|
121c00036d
|
SAMA5D4 XDMAC: Never sets a channel as secure. Will probably have to revisit this
|
2014-07-21 17:46:35 -06:00 |
|
Gregory Nutt
|
df65c5e4df
|
SAMA5D4: Fix some HSMCI issues when XDMAC0 is enabled
|
2014-07-21 17:45:48 -06:00 |
|
Gregory Nutt
|
b9f1fbeb6c
|
SAMA5 HSMCI: Correct multi-block DMA setup; Fixes related to DMA timeout. Still problems with HSMCI DMA via XDMAC
|
2014-07-21 16:49:56 -06:00 |
|
Gregory Nutt
|
f508c07b97
|
SAMA5 XDMAC: Missing some CUBC bits
|
2014-07-21 16:47:16 -06:00 |
|
Gregory Nutt
|
43b214addd
|
SAMA4D5 HSMCI: Set burst size to 1, sample DMA registers on timeout, and don't return from transfer until BOTH the HSMCI transfer and DMA complete
|
2014-07-21 13:24:55 -06:00 |
|
Gregory Nutt
|
3b24da2d7c
|
XDMAC register sampling missed CIM register; Should not set SWREQ bit in DMA setup
|
2014-07-21 13:23:36 -06:00 |
|
Gregory Nutt
|
e202c8e9b2
|
Fix a commented out assertion
|
2014-07-20 17:06:55 -06:00 |
|
Gregory Nutt
|
e8c030a833
|
Fix typos in comments
|
2014-07-20 13:09:47 -06:00 |
|
Gregory Nutt
|
7fa1eec246
|
SAMA5D4-EK: PIO Schmitt trigger logic backward
|
2014-07-20 13:04:30 -06:00 |
|
Gregory Nutt
|
f4bcb730d2
|
WM8904 w/NxPlayer: Fix some compile errors and warnings with debug enabled
|
2014-07-20 09:17:36 -06:00 |
|
Gregory Nutt
|
54d441b5c9
|
SAMA5D ADC: Fix some typos in conditional compilation
|
2014-07-19 13:56:48 -06:00 |
|
Gregory Nutt
|
6ece3d8378
|
SAMA5 SCK: The SAMA5D3 does things a little differently
|
2014-07-19 13:55:53 -06:00 |
|
Gregory Nutt
|
d8f85d1caa
|
SAMA5 PCK: Add support for the slow clock as the PCK clock source
|
2014-07-19 13:55:08 -06:00 |
|
Gregory Nutt
|
c74531e014
|
SAMA5: Update slow clock logic. Things work a little differently on the SAMA5D3
|
2014-07-19 13:25:59 -06:00 |
|
Gregory Nutt
|
bad3ad58cb
|
SAMA5: Add slow clock support
|
2014-07-19 13:07:55 -06:00 |
|
Gregory Nutt
|
6d9f9e37bf
|
SAMA5D4-EK: Add WM8904 initialization logic
|
2014-07-19 11:58:53 -06:00 |
|
Gregory Nutt
|
3a6ea3642f
|
SAMA5 LCDC: Back out the delay kludge. Increase the LCDC input clock from MCK to 2*MCK was sufficient for all timing instbility problems
|
2014-07-12 11:24:14 -06:00 |
|
Gregory Nutt
|
8d1feb7a54
|
SAMA5D4-EK LCDC: Change source clock to 2*Mck seems to solve stability issues
|
2014-07-12 09:45:05 -06:00 |
|
Gregory Nutt
|
253110bbf1
|
SAMA5D4-EK LCDC: Adding a delay after enabling the LCD solves lots of start-up timing issues
|
2014-07-12 08:05:22 -06:00 |
|
Gregory Nutt
|
3384906cdd
|
Lpc17xx Ethernet: Comment out an assertion that is reported to first inappropriately. From Max
|
2014-07-11 12:25:11 -06:00 |
|
Gregory Nutt
|
95df6bd3de
|
SAMA5D4-EK LCD: Actual hardware with appears to be RGB888
|
2014-07-10 12:23:41 -06:00 |
|
Gregory Nutt
|
89024f3698
|
SAMA5D4-EK: LCDC works (with a few color problems)
|
2014-07-10 12:03:10 -06:00 |
|
Gregory Nutt
|
60e64ae93d
|
Don't have to set SDA high initially in I2C reset because that is done by the pin configuration
|
2014-07-09 17:17:32 -06:00 |
|
Gregory Nutt
|
981c1ebf55
|
SAMA5 PIO: Fix a typo in Schmitt trigger configuration; Configure pin as a a vanilla input first so that final pin configuration is more read-able (i.e., easier to debug)
|
2014-07-09 17:16:43 -06:00 |
|
Gregory Nutt
|
27be48a1ba
|
SAMA5 I2C Reset: More changes... still does not work right
|
2014-07-09 15:09:06 -06:00 |
|
Gregory Nutt
|
c2ca4be4f5
|
SAMA5 TWI: Some restructured needed by up_i2creset. Also timeout needs to vary with the size of the transfer and if debug is on or not
|
2014-07-09 13:39:10 -06:00 |
|
Gregory Nutt
|
84056291e8
|
Use sam_pio_forceclk() so that we can read the current state of an open-drain output in the TWI reset logic.
|
2014-07-09 11:31:21 -06:00 |
|
Gregory Nutt
|
a966e4f30b
|
Add a new interface sam_pio_forceclk() that can be used to force PIO clocking on. I am afraid I was too conservative with PIO clocking in the initial design; this is the price
|
2014-07-09 11:26:07 -06:00 |
|
Gregory Nutt
|
e9362128bd
|
SAMA5 TWI: Add support for up_i2creset
|
2014-07-09 09:51:28 -06:00 |
|
Gregory Nutt
|
a7ec464d48
|
SAMA5D4 LCDC: Adapt the SAMA5D3 LCDC driver to work with the SAMA5D4 which has no hardware cursor
|
2014-07-08 12:45:16 -06:00 |
|
Gregory Nutt
|
e76f10ceac
|
SAMA5D3/4 HEAP: Add a configuration option to reserve DRAM for a framebuffer when executing out of DRAM.
|
2014-07-08 12:43:38 -06:00 |
|
Gregory Nutt
|
befcb1c961
|
Fix some cloned errors in SAM GPIO interrupt setup
|
2014-07-07 15:54:37 -06:00 |
|
Gregory Nutt
|
ca43955541
|
SAMA5D3/4: Fix two issues associated with PIO interrupts
|
2014-07-07 14:16:29 -06:00 |
|
Gregory Nutt
|
95bbdb675b
|
SAMA5D3/4 I2C: Test for read or write operation was reversed. How could this have worked before?
|
2014-07-07 09:54:43 -06:00 |
|
Gregory Nutt
|
0d14befb88
|
SAM3/4: Fix compile of sam_aes.c if CONFIG_CRYPTO_AES is defined. rom Max Nekludov
|
2014-07-07 08:03:18 -06:00 |
|
Gregory Nutt
|
4afc23d16d
|
maXTouch: Fix test of I2C_TRANSFER return value
|
2014-07-06 08:51:38 -06:00 |
|
Gregory Nutt
|
c5fc24e110
|
NET: Standardize naming of all protocal header lengths
|
2014-07-05 13:04:48 -06:00 |
|
Gregory Nutt
|
60246e613b
|
NET: emoved all includes of uip.h; added includes of ip.h wherever needed. Tried to fix problems of the now missing sneak inclusions because uip.h was removed. There are probably a few of these that were missed.
|
2014-07-04 19:13:08 -06:00 |
|
Gregory Nutt
|
0bb153b8cb
|
Remove all inclusion of uip.h
|
2014-07-04 16:58:22 -06:00 |
|