Gregory Nutt
|
505ca542e8
|
Remove some last traces of lowvsyslog that were missed; Add a SYSLOG emergency channel for handling assertion output more cleanly
|
2016-06-20 16:11:50 -06:00 |
|
Gregory Nutt
|
43eb04bb8f
|
Without lowsyslog() *llinfo() is not useful. Eliminate and replace with *info().
|
2016-06-20 11:59:15 -06:00 |
|
Gregory Nutt
|
15c260a428
|
armv7-a/armv6-m/arm/a1x: Convert *err() to either *info() or add ERROR:, depending on if an error is reported
|
2016-06-17 16:44:50 -06:00 |
|
Gregory Nutt
|
b39e53391d
|
Add underscore at beginning of alert() as well
|
2016-06-16 12:38:05 -06:00 |
|
Gregory Nutt
|
0c8c7fecf0
|
Add _ to the beginning of all debug macros to avoid name collisions
|
2016-06-16 12:33:32 -06:00 |
|
Gregory Nutt
|
6f08216621
|
Centralize definitions associated with CONFIG_DEBUG_SYSCALL
|
2016-06-16 08:12:38 -06:00 |
|
Gregory Nutt
|
c4e6f50eac
|
Centralize definitions associated with CONFIG_DEBUG_IRQ
|
2016-06-15 08:35:22 -06:00 |
|
Gregory Nutt
|
a98bc05f65
|
New debug macro: alert(). This is high priority, unconditional output and is used to simplify and stanardize crash error reporting.
|
2016-06-14 09:07:53 -06:00 |
|
Gregory Nutt
|
0f249016a0
|
Eliminate some warnings
|
2016-06-13 14:01:32 -06:00 |
|
Gregory Nutt
|
be80a0b99c
|
Eliminate some warnings
|
2016-06-11 16:40:53 -06:00 |
|
Gregory Nutt
|
a1469a3e95
|
Add CONFIG_DEBUG_ERROR. Change names of *dbg() * *err()
|
2016-06-11 15:50:49 -06:00 |
|
Gregory Nutt
|
e99301d7c2
|
Rename *lldbg to *llerr
|
2016-06-11 14:55:27 -06:00 |
|
Gregory Nutt
|
1cdc746726
|
Rename CONFIG_DEBUG to CONFIG_DEBUG_FEATURES
|
2016-06-11 14:14:08 -06:00 |
|
Gregory Nutt
|
fc3540cffe
|
Replace all occurrences of vdbg with vinfo
|
2016-06-11 11:59:51 -06:00 |
|
Gregory Nutt
|
3a74a438d9
|
Rename CONFIG_DEBUG_VERBOSE to CONFIG_DEBUG_INFO
|
2016-06-11 11:50:18 -06:00 |
|
Gregory Nutt
|
80d0b2736e
|
Reorder some logic: (1) set initial CPU IDLE task regsters AFTER allocating stack, (2) invalidate cache in CPU start-up BEFORE handling first interrupt.
|
2016-05-22 15:01:49 -06:00 |
|
Gregory Nutt
|
356692d70e
|
SMP: Need to enable FPU on other CPUs as well
|
2016-05-20 13:35:58 -06:00 |
|
Gregory Nutt
|
07acd5327a
|
SMP: Clean CPU0 D-Cache before starting new CPU; Invalidate D-Cache when new CPU started.
|
2016-05-20 12:39:02 -06:00 |
|
Gregory Nutt
|
f454b38d6e
|
ARMv7-A SMP: Allow CONFIG_SMP_NCPUS=1 for testing purposes
|
2016-05-18 09:17:02 -06:00 |
|
Gregory Nutt
|
e6728bac29
|
Cortex-A9 GIC: Add an interface to set interrupt edge/level trigger
|
2016-05-16 14:42:55 -06:00 |
|
Gregory Nutt
|
4feeb0c2b4
|
Cortex-A9 GIC: Some fixes that I don't fully understand but do indeed give me serial interrupts
|
2016-05-16 12:50:35 -06:00 |
|
Gregory Nutt
|
a3f3cc12c0
|
Update some comments; Fix grammatic error in ChangeLog.
|
2016-05-13 17:36:08 -06:00 |
|
Gregory Nutt
|
faca2fb1e7
|
ARMv7-A/i.MX6: Add logic to handle allocation of CPU IDLE thread stacks more efficiently
|
2016-05-13 11:39:42 -06:00 |
|
Gregory Nutt
|
d14d84c1a6
|
ARMv7M/i.MX6: Implement CPUn n=1,2,3 startup logic
|
2016-05-13 09:11:55 -06:00 |
|
Gregory Nutt
|
70782b0f14
|
ARMv7-A i.MX6: More SMP logic. Still untested.
|
2016-05-12 15:04:46 -06:00 |
|
Gregory Nutt
|
99e695398c
|
Rename up_boot to arm_boot
|
2016-05-12 13:42:49 -06:00 |
|
Gregory Nutt
|
26ba3a2b96
|
Cosmetic changes from review of last PR
|
2016-04-18 06:50:45 -06:00 |
|
Gregory Nutt
|
84b399136e
|
GIC: Level or edge sensitive interrupt?
|
2016-04-01 13:26:57 -06:00 |
|
Gregory Nutt
|
f698f3dcbe
|
ARMv7-A GIC: Fix another initialization errors
|
2016-04-01 08:53:43 -06:00 |
|
Gregory Nutt
|
ddc1b88027
|
ARMv7-A GIC: Fix some initialization errors
|
2016-04-01 08:40:51 -06:00 |
|
Gregory Nutt
|
855c9a5225
|
ARMv7-A GIC: Move debug logic to a separate file; fix some errors in debug logic.
|
2016-04-01 06:58:49 -06:00 |
|
Gregory Nutt
|
37cacc6178
|
ARMv7 GIC: Fix some formatting errors in GIC debug output
|
2016-03-31 18:26:15 -06:00 |
|
Gregory Nutt
|
70683d08bc
|
i.MX6: Add GIC debug output
|
2016-03-31 17:25:04 -06:00 |
|
Gregory Nutt
|
756e6050e4
|
ARMv7-A: Need to set bits in the ICDDCR to enable forwarding of interrupts
|
2016-03-31 09:18:55 -06:00 |
|
Gregory Nutt
|
12064b276a
|
ARMv7-A: Fix an error in GIC initialization
|
2016-03-31 08:05:12 -06:00 |
|
Gregory Nutt
|
1c56b8dd87
|
Update some ARM registers for Cortex-A9
|
2016-03-29 11:47:35 -06:00 |
|
Gregory Nutt
|
dcc93a7a44
|
Make it clear that GIC support is GICv2
|
2016-03-14 10:50:54 -06:00 |
|
Gregory Nutt
|
41b3af52b7
|
i.MX6: Revamp GIC initialization logic; add missing register bit definitions and initialization of GIC control register for secure cases
|
2016-03-13 10:12:45 -06:00 |
|
Gregory Nutt
|
6288e381ee
|
Conform to revised SMP interfaces. Improve i.MX6 SMP startup handshake.
|
2016-03-12 15:22:45 -06:00 |
|
Gregory Nutt
|
8ad1188fe5
|
i.MX6: Finish initial cut at all SMP support
|
2016-03-12 13:23:49 -06:00 |
|
Gregory Nutt
|
cbe7321508
|
i.MX6: Finish GIC initialization
|
2016-03-12 11:38:16 -06:00 |
|
Gregory Nutt
|
4d484399a9
|
ARM: Remove some obsolete and incorrect conditional compilation
|
2016-03-11 12:42:58 -06:00 |
|
Gregory Nutt
|
87e7e135ba
|
i.MX6: GIC decode and prioritization logic
|
2016-03-11 09:49:00 -06:00 |
|
Gregory Nutt
|
bc0fb5453a
|
i.MX6: A little more GIC initialization logic
|
2016-03-11 09:00:49 -06:00 |
|
Gregory Nutt
|
3d6519a223
|
Implement Cortex-A9 up_cpu_index() using the MPIDR register. Thanks Alan.
|
2016-03-10 14:02:58 -06:00 |
|
Gregory Nutt
|
a94febb551
|
MPCore: Fix missing header file inclusion; Add GIC-based implementations of up_enabable_irq(0 and up_disable_irq()
|
2016-03-10 08:37:34 -06:00 |
|
Gregory Nutt
|
5c75f83b55
|
ARMv7-A GIC: Add definitions for shared interrupt IDs
|
2016-03-10 07:13:40 -06:00 |
|
Gregory Nutt
|
4d4f54a789
|
Rename current_regs to g_current_regs; For ARM, g_current_regs needs to be an array to support multiple CPUs
|
2016-03-09 13:41:48 -06:00 |
|
Gregory Nutt
|
7b0a696498
|
i.MX6: Add a system timer based on the i.MX6 GPT
|
2016-03-09 12:16:44 -06:00 |
|
Gregory Nutt
|
80dce6dba1
|
i.MX6: Add incomplete GPT header file
|
2016-03-09 09:08:01 -06:00 |
|
Gregory Nutt
|
613786ff3d
|
ARMv7-A: Add global timer header file
|
2016-03-09 08:36:22 -06:00 |
|
Gregory Nutt
|
c404eae718
|
Costmetic update to comments
|
2016-03-03 09:12:13 -06:00 |
|
Gregory Nutt
|
3a14a4c4c6
|
i.MX6: Put in basic framework for interrupt handling
|
2016-03-03 08:50:56 -06:00 |
|
Gregory Nutt
|
a0783791a9
|
GIC: Fix some name collisions and naming inconsistencies
|
2016-03-03 08:50:25 -06:00 |
|
Gregory Nutt
|
52d499ba33
|
ARMv7-A: Add hooks for some common GIC logic
|
2016-03-02 14:56:54 -06:00 |
|
Gregory Nutt
|
db331d47dd
|
ARMv7-A: Clean up some kruft in gic.h
|
2016-03-01 12:55:48 -06:00 |
|
Gregory Nutt
|
f2eb90cd1c
|
i.MX6: Add definition of base address of ARM multi-core registers
|
2016-03-01 08:26:30 -06:00 |
|
Gregory Nutt
|
6949ff553b
|
ARMv7-A: Revamp gic.h. Add mpcore.h
|
2016-03-01 08:21:26 -06:00 |
|
Gregory Nutt
|
bb62237c80
|
ARMv7-A: gic.h: Use register names from MPCore spec
|
2016-02-29 19:25:59 -06:00 |
|
Gregory Nutt
|
1fdc8db30c
|
ARMv7-A: Add GIC register definition header file
|
2016-02-29 18:13:51 -06:00 |
|
Gregory Nutt
|
83bc1c97c3
|
Rename irqsave() and irqrestore() to up_irq_save() and up_irq_restore()
|
2016-02-14 16:11:25 -06:00 |
|
Gregory Nutt
|
70e502adb0
|
Replace irqsave() with enter_critical_section(); replace irqrestore() with leave_critical_section()
|
2016-02-13 19:11:09 -06:00 |
|
Gregory Nutt
|
a6eb9a351c
|
Add spinlock support for ARMv7-M architectures
|
2016-02-09 13:44:22 -06:00 |
|
Gregory Nutt
|
5d449e9991
|
Add spinlock support for ARMv7-A architectures
|
2016-02-09 12:53:10 -06:00 |
|
Gregory Nutt
|
ed4e3c0a9e
|
ARM: Replace explicit references to g_readytorun with indirect references via the macro this_task()
|
2016-02-06 13:41:28 -06:00 |
|
Gregory Nutt
|
10001f8556
|
WINTOOl should be selected only for Cygwin. MSYS and native should not have it.
|
2016-01-09 16:34:33 -06:00 |
|
Gregory Nutt
|
6d0650349a
|
Add support for ARM big-endian toolchains with prefix armeb-
|
2015-12-26 18:13:01 -06:00 |
|
Gregory Nutt
|
9bcf27d15b
|
TMS570 is big-endian
|
2015-12-26 14:47:54 -06:00 |
|
Gregory Nutt
|
092c681157
|
TMS570: Add a little more IRQ/FIQ logic
|
2015-12-21 10:57:01 -06:00 |
|
Gregory Nutt
|
63d5032d3b
|
TMS4570: Was not building arm_head.S or up_allocateheap.c; ARMv7-R: Fix variious problems not that arm_head.S is being built
|
2015-12-19 18:56:23 -06:00 |
|
Gregory Nutt
|
bacf7cf07e
|
ARMv7-R: fix some issues to get a clean compilation; TMS570: Add enough logic to support a minimum build. Not much there on the initial commit
|
2015-12-16 09:03:14 -06:00 |
|
Gregory Nutt
|
1f05f49e66
|
ARMv7-A: Update some co-processor register naming
|
2015-12-14 13:04:03 -06:00 |
|
Gregory Nutt
|
6e9aa0a1d7
|
ARMv7-A/M: Cosmetic changes
|
2015-12-14 11:56:39 -06:00 |
|
Gregory Nutt
|
edecfc2dac
|
ARMv7-A: Cosmetic changes
|
2015-12-14 08:42:39 -06:00 |
|
Gregory Nutt
|
daea1e614b
|
All architectures need to build ELF support if either CONFIG_ELF or CONFIG_MODULE are selected. Cortex-M7 also must support module cache corherence
|
2015-12-12 09:35:05 -06:00 |
|
Gregory Nutt
|
79df561669
|
Rename board_led_off to board_autoled_off
|
2015-11-01 09:09:36 -06:00 |
|
Gregory Nutt
|
b28e32e3d3
|
Rename board_led_on to board_autoled_on
|
2015-11-01 09:07:06 -06:00 |
|
Gregory Nutt
|
b6638315a4
|
Correct some spacing issues
|
2015-10-07 11:39:06 -06:00 |
|
Gregory Nutt
|
0ca999e119
|
Make some spacing comply better with coding standard
|
2015-10-06 16:23:32 -06:00 |
|
Gregory Nutt
|
3fdd914203
|
Costmetic fixes to C coding style
|
2015-10-05 17:13:53 -06:00 |
|
Gregory Nutt
|
6fc6d17760
|
Fix some spacing problems
|
2015-10-04 14:59:08 -06:00 |
|
Gregory Nutt
|
cae0c9a2e3
|
Standardize the width of all comment boxes in header files
|
2015-10-02 17:47:23 -06:00 |
|
Gregory Nutt
|
36726b1bc4
|
Standardize the width of all comment boxes in header files
|
2015-10-02 17:42:29 -06:00 |
|
Gregory Nutt
|
26347891ac
|
Apply same fix for ARMv7-M to other architectures
|
2015-09-30 11:21:04 -06:00 |
|
Gregory Nutt
|
70f1a49fbe
|
arch/arm/src/up_iternal.h and several ARM Make.defs files: In the original implementation, NOT defined(CONFIG_ARMV7M_CMNVECTOR) was a sufficient test to determine if lazy floating point register saving was being used. But recents changes added common lazy register as well so now that test must be (NOT defined(CONFIG_ARMV7M_CMNVECTOR) || defined(CONFIG_ARMV7M_LAZYFPU)).
|
2015-08-31 08:40:02 -06:00 |
|
Gregory Nutt
|
0843af5367
|
Fixes that call sched_resume_scheduler and sched_suspend_scheduler must include nuttx/sched.h
|
2015-07-29 16:51:26 -06:00 |
|
Gregory Nutt
|
eddf8161a5
|
Add scheduler resume/suspend calls to all implementations of up_release_pending()
|
2015-07-26 10:13:29 -06:00 |
|
Gregory Nutt
|
37969b8279
|
Add scheduler resume/suspend calls to all implementations of up_reprioritize_rtr()
|
2015-07-26 09:46:28 -06:00 |
|
Gregory Nutt
|
838c5355eb
|
Correct resume scheduler hooks and add suspend scheduler hooks to all implementations of up_unblock_task
|
2015-07-26 09:07:47 -06:00 |
|
Gregory Nutt
|
a92c0a10ab
|
Add scheduler resume/suspend calls in all implementations of up_block_task()
|
2015-07-26 08:31:23 -06:00 |
|
Gregory Nutt
|
9d98177daa
|
Add logic to reset the replenish the sporadic scheduler when a task is resumed
|
2015-07-24 09:54:28 -06:00 |
|
Gregory Nutt
|
1839d132f0
|
Add a dummy arch_invalidate_icache because for symmetry in the naming of cache operations
|
2015-07-02 11:13:23 -06:00 |
|
Gregory Nutt
|
fb926e7283
|
Fix references to the no-longer-existent misc/ directory in comments, README files, and documentation
|
2015-06-28 08:08:57 -06:00 |
|
Gregory Nutt
|
29136e51cc
|
Clean up and review of header files for conformance to standards
|
2015-06-12 19:26:01 -06:00 |
|
Gregory Nutt
|
6481f1f68e
|
ARMv7-A: Port some assertion debug logic from ARMv7-M
|
2015-05-02 09:53:57 -06:00 |
|
Gregory Nutt
|
ae15c6963c
|
Make some file section headers more consistent with standard
|
2015-04-08 08:04:12 -06:00 |
|
Gregory Nutt
|
a5043d5e60
|
Add support for dumping board-specific information on assertion. From David Sidrane
|
2015-03-04 07:00:29 -06:00 |
|
Gregory Nutt
|
429863f348
|
arch/: board function prototypes are now in include/nuttx/board.h. Remove from architecture header file; Add inclusion of nuttx/board.h to all files referencing board functions
|
2015-02-27 17:19:38 -06:00 |
|
Gregory Nutt
|
f0d318c124
|
Big, very risky change: Remove all occurrences of up_maskack_irq() that disable and enable interrupts with up_ack_irq() that only acknowledges the interrupts. This is only used in interrupt decoding logic. Also remove the logic that unconditionally re-enables interrupts with the interrupt exits. This interferes with the drivers ability to control the interrupt state. This is a necessary, sweeping, global change and unfortunately impossible to test.
|
2015-02-09 16:12:11 -06:00 |
|
Gregory Nutt
|
25f187d754
|
ARMv7-A interrupt handler: Should not automatically re-enable interrupts on interrupt return. That interferes with the driver's ability to manage interrupts.
|
2015-02-09 15:24:31 -06:00 |
|