sergiotarxz/nuttx
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
5,872 Commits 1 Branch 0 Tags 291 MiB
70e502adb0
Commit Graph

38 Commits

Author SHA1 Message Date
Gregory Nutt
70e502adb0 Replace irqsave() with enter_critical_section(); replace irqrestore() with leave_critical_section() 2016-02-13 19:11:09 -06:00
Gregory Nutt
dfec6a0dd0 Rename CONFIG_ARMV7M_MPU to CONFIG_ARM_MPU so that we can reuse the configuration settings for the ARMV7R MPU 2015-12-14 13:56:21 -06:00
Paul A. Patience
52454cf79b Fix typo 2015-11-11 13:06:15 -05:00
Gregory Nutt
beb060d422 Yet more spacing issues 2015-10-07 20:24:19 -06:00
Gregory Nutt
53f6fd6e66 STM32: Correct some spacing issues 2015-10-07 13:45:15 -06:00
Gregory Nutt
da6c5aabdf All ARMV7-M IRQ setup: Always set the NVIC vector table address. This is needed in cases where the code is running with a bootload and when the code is running from RAM. It is also needed by the logic of up_ramvec_initialize() which gets the vector base address from the NVIC. Suggested by Pavel Pisa 2015-08-21 08:42:24 -06:00
Gregory Nutt
7eb5e7f9ec STM32F746G-DISCO: Getting closer to a build 2015-07-17 11:47:16 -06:00
Gregory Nutt
ae15c6963c Make some file section headers more consistent with standard 2015-04-08 08:04:12 -06:00
Gregory Nutt
30b141e2c8 Remove CONFIG_DEBUG_STACK. Adding CONFIG_STACK_COLORATION makes this configuration option pointless 2015-01-24 06:49:51 -06:00
Gregory Nutt
e8f266001d Add CONFIG_STACK_COLORATION that does the same thing as CONFIG_DEBUG_STACK but without enabling debug. From David Sidrane 2015-01-24 06:03:39 -06:00
Gregory Nutt
6455f60c60 Remove os_internal.h it has been replace by several new header files under sched/. There have been some sneak inclusion paths via os_internal.h, so expect a few compilation errors for some architectures 2014-08-08 18:39:28 -06:00
Gregory Nutt
1061e67f14 Fix error in last ARMv7-M up_disable_irq checkin 2014-01-15 15:26:32 -06:00
Gregory Nutt
e43f86071d Fix all Cortex-M3/4 implementations of up_disable_irq(). They were doing nothing. Thanks to Manuel Stühn for the tip. 2014-01-15 09:56:30 -06:00
Gregory Nutt
4de5e40669 Individual IRQs are not longer disabled on each interrupt. See ChangeLog for detailed explanation 2014-01-15 08:09:19 -06:00
Gregory Nutt
29c43b0b24 Fixes a few more high priority, nested interrupt logic 2013-12-23 11:13:56 -06:00
Gregory Nutt
1705b3f894 Fix some missing parameters in macros 2013-12-22 16:29:36 -06:00
Gregory Nutt
3855ce04e8 Beginning of high priority nested interrupt support for the ARMv7-M family 2013-12-21 11:03:38 -06:00
Gregory Nutt
b8085906b9 Extend stack debug logic to include IDLE and interrupt stacks. Also color the heap as well. Based on suggestions from David Sidrane 2013-11-01 11:16:51 -06:00
Gregory Nutt
8b317e9ea3 Standard configuration variables used to enable interupt controller debug; SAMA5: Correct handling of spurious interrupts 2013-08-03 08:22:37 -06:00
Gregory Nutt
3aa94411be Remove up_assert_code 2013-04-25 15:19:59 -06:00
patacongo
65fb38bbcf Add support for ram vectors to the ARMv7-M architecture 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@5756 42af7a65-404d-4744-a932-0658087f49c3
 2013-03-18 21:10:08 +00:00
patacongo
23082b88cc More files for the Cortex-M0/NUC120 port 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@5659 42af7a65-404d-4744-a932-0658087f49c3
 2013-02-18 20:24:20 +00:00
patacongo
896e32f73d Removed stm32_internal.h; Changes for clean compile of STM32F3Discovery configuration with SPI and USB 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@5630 42af7a65-404d-4744-a932-0658087f49c3
 2013-02-09 15:03:49 +00:00
patacongo
a001227981 Use of BASEPRI to control ARM interrupts is now functional 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@5548 42af7a65-404d-4744-a932-0658087f49c3
 2013-01-22 16:09:10 +00:00
patacongo
30d1159097 More logic to use BASEPRI to control interrupts -- still doesn't work 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@5547 42af7a65-404d-4744-a932-0658087f49c3
 2013-01-22 14:37:17 +00:00
patacongo
5ab31d456e Add option to use BASEPRI instead of PRIMASK to disable interrupts in all ARMv7-M architectures 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@5546 42af7a65-404d-4744-a932-0658087f49c3
 2013-01-22 01:25:40 +00:00
patacongo
5347c159fb Add LPC43 interrrupt control logic 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@4905 42af7a65-404d-4744-a932-0658087f49c3
 2012-07-04 19:34:11 +00:00
patacongo
d1db9fe5e0 Interrupt priority fix + new LM3S header files 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@4792 42af7a65-404d-4744-a932-0658087f49c3
 2012-06-01 13:22:27 +00:00
patacongo
f93b962f28 Name change: Change Cortex-M3 naming to ARMv7-M naming so support Cortex-M4 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@3846 42af7a65-404d-4744-a932-0658087f49c3
 2011-08-05 21:57:49 +00:00
patacongo
7bb3b4c8a1 current_regs should be volatile; add support for nested interrupts; enable interrupts during syscall processing 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@3475 42af7a65-404d-4744-a932-0658087f49c3
 2011-04-06 23:01:06 +00:00
patacongo
a864ab2137 Attach mem mgmt fault handle if MPU is enabled 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@3471 42af7a65-404d-4744-a932-0658087f49c3
 2011-04-06 01:51:07 +00:00
patacongo
198db02acd Add stubs for AVR32 IRQ controls 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@2988 42af7a65-404d-4744-a932-0658087f49c3
 2010-10-09 22:02:25 +00:00
patacongo
c23f8334c8 Changing NuttX fixed size type names to C99 standard names -- things will be broken for awhile 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@2359 42af7a65-404d-4744-a932-0658087f49c3
 2009-12-16 20:05:51 +00:00
patacongo
93e30e4632 BUG: mixing else causes bad IRQ settings 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@2194 42af7a65-404d-4744-a932-0658087f49c3
 2009-10-30 13:51:07 +00:00
patacongo
c321920754 Fix major bug in STM32 interrupt enable/disable logic; NSH now works on STM32 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@2149 42af7a65-404d-4744-a932-0658087f49c3
 2009-10-17 20:42:37 +00:00
patacongo
00856c8cae When running from DFU load, need to set NVIC vector address 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@2129 42af7a65-404d-4744-a932-0658087f49c3
 2009-10-13 23:37:06 +00:00
patacongo
9ea290b8be IRQ numbering fixes 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@2100 42af7a65-404d-4744-a932-0658087f49c3
 2009-09-26 21:21:59 +00:00
patacongo
0968f6fec1 Add IRQ and SYSTICK logic 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@2099 42af7a65-404d-4744-a932-0658087f49c3
 2009-09-26 20:35:45 +00:00