Dave Marples
|
d0cda60442
|
In the current implementation we only use very high priority interrupts (levels 0, 0x10 and 0x20 in CORTEX-M speak) but that means there are loads of lower priority ones that are effectively unused. I have *not* changed the semantics of these levels but have 'shifted' them to be based around the midpoint of the available interrupts (0x80) rather than at the top end....that allows for interrupts to be defined above (or, indeed, below) them as needed by the application. This should have no functional effect on existing code but adds in a clean capability to define higher priority interrupts.
|
2018-12-03 17:41:59 -06:00 |
|
David S. Alessio
|
7f2c4c4274
|
XMC4xxx: Add FPU support
|
2017-03-22 12:04:32 -06:00 |
|
Gregory Nutt
|
886dadae0a
|
XMC4xxx: Minor updates to naming and comments
|
2017-03-20 18:10:23 -06:00 |
|
Gregory Nutt
|
b9e29d1083
|
XMC4xxx: Clean up memory map
|
2017-03-20 17:08:09 -06:00 |
|
Gregory Nutt
|
4ba091933e
|
XMC4xxx: Fix for early bringup problems
|
2017-03-20 16:31:35 -06:00 |
|
Gregory Nutt
|
5c0be816a5
|
XMC4xxx: Add commin USIC support logic for use in all USIC configurations.
|
2017-03-19 12:48:37 -06:00 |
|
Gregory Nutt
|
5693f26a5e
|
XMC4xx: Fix several early compilation problems.
|
2017-03-16 11:30:02 -06:00 |
|
Gregory Nutt
|
2430049e3b
|
arch/arm/include/xmc4: More support for Infineon XMC4xxx arch. Still incomplete.
|
2017-03-14 13:04:09 -06:00 |
|