Xiang Xiao
b12f588140
Rename CONFIG_LIB_BOARDCTL to CONFIG_BOARDCTL
...
since boardctl isn't a libc feature
Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
2021-08-06 13:58:26 +02:00
jordi
b87333bae8
Kconfig: remove empty help sections
...
To avoid the setconfig warning: "has 'help' but empty help text"
2021-07-23 02:32:19 -07:00
Sara Souza
81e881c8c0
risc-v/esp32-c3: Makes output readable and rmv unnecessary var.
2021-07-16 19:53:04 -03:00
Dong Heng
f5eaf82c93
risc-v/esp32c3: Use onexit to free thread private semaphore
2021-07-12 09:38:21 -03:00
Jiuzhu Dong
85470176e7
sched/task: delete CONFIG_MAX_TASKS limit
...
Change-Id: I583015a95dbcebd352f81ecb3104ffdbd646a9ec
Signed-off-by: Jiuzhu Dong <dongjiuzhu1@xiaomi.com>
2021-07-11 19:42:30 -07:00
Dong Heng
d83caef2df
boards/esp32c3-devkit: Support mounting SPI Flash MTD to littleFS
2021-07-08 09:01:43 -03:00
Dong Heng
2d6c1044fb
boards/esp32c3-devkit: Fix compiling error
...
Add UID defconfig to check compiling error.
2021-07-07 02:49:52 -05:00
Xiang Xiao
f0961f43a6
boards/esp32c3-devkit: Add etctmp to .gitignore
...
Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
2021-07-06 09:49:43 -05:00
chenwen
97b8e90d79
boards/esp32c3: Add romfs configuration
2021-07-06 05:25:14 -05:00
Dong Heng
475becac37
risc-v/esp32c3: Add board_ioctl and board_uniqueid
2021-07-05 23:12:17 -05:00
xiewenxiang
5fd3eca9c9
riscv/esp32c3: Support BLE sleep mode
2021-06-28 23:14:30 -05:00
xiewenxiang
145d917587
riscv/esp32c3: Add Wi-Fi and BLE coexist
2021-06-28 23:14:30 -05:00
xiewenxiang
8b96edc3a5
riscv/esp32c3: Add esp32c3 BLE driver
2021-06-28 23:14:30 -05:00
Abdelatif Guettouche
11ed8575cd
boards/rsic-v/esp32c3: Use the common gnu-elf.ld file from binfmt/libelf
...
instead of keeping the same file for each board.
Signed-off-by: Abdelatif Guettouche <abdelatif.guettouche@espressif.com>
2021-06-24 08:04:14 -05:00
Abdelatif Guettouche
eb403bc996
boards/riscv/esp32c3: Rename the iram_0_2 segment to irom_0_0 to avoid
...
confusions.
Signed-off-by: Abdelatif Guettouche <abdelatif.guettouche@espressif.com>
2021-06-24 07:00:51 -05:00
Abdelatif Guettouche
60da4317b9
arch/risc-v/esp32c3: Use the same naming for the RTC heap as ESP32 for
...
consistency.
Signed-off-by: Abdelatif Guettouche <abdelatif.guettouche@espressif.com>
2021-06-23 08:37:01 +09:00
Liu Han
2dd081ed7d
risc-v/esp32c3: Support ESP32-C3 SHA accelerator
2021-06-21 02:41:53 -05:00
Abdelatif Guettouche
af5e0c620f
Rename MODULE_TEXT to TEXT_HEAP as the latter is more generic.
...
Signed-off-by: Abdelatif Guettouche <abdelatif.guettouche@espressif.com>
2021-06-18 07:14:17 -05:00
Abdelatif Guettouche
f54804bafc
arch/risc-v/esp32c3: Create a separate heap for the RTC memory.
...
Signed-off-by: Abdelatif Guettouche <abdelatif.guettouche@espressif.com>
2021-06-18 00:53:42 -05:00
Abdelatif Guettouche
965a39a76d
boards/risc-v/esp32c3-devkit: Include "config.h" in esp32c3_boot.c
...
Signed-off-by: Abdelatif Guettouche <abdelatif.guettouche@espressif.com>
2021-06-18 00:53:42 -05:00
Abdelatif Guettouche
bd0e03fecf
boards/risc-v/esp32c3-devkit/esp32c3.ld: Add the RTC BSS section for
...
completeness.
Signed-off-by: Abdelatif Guettouche <abdelatif.guettouche@espressif.com>
2021-06-18 00:53:42 -05:00
Abdelatif Guettouche
61f7bc6e2a
boards/risc-v/esp32c3-devkit/scripts: Drop the "iram" in the name of the RTC
...
section.
The RTC region is accessed by both I and D buses. The old name of
`rtc_iram_seg` is a bit confusing.
Signed-off-by: Abdelatif Guettouche <abdelatif.guettouche@espressif.com>
2021-06-18 00:53:42 -05:00
Liu Han
04c805207a
risc-v/esp32c3: Support ESP32-C3 efuse
2021-06-16 09:35:09 -03:00
Liu Han
8eaaf6d462
risc-v/esp32c3: Support ESP32-C3 RSA accelerator
2021-06-14 15:03:11 -03:00
Chen Wen
dbf9c87a42
risc-v/esp32c3: Support ESP32-C3 RTC driver
2021-06-10 09:33:04 -03:00
Xiang Xiao
5b2a17b892
Include assert.h in necessary place
...
Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
2021-06-08 13:06:08 -07:00
Gustavo Henrique Nihei
0b3c2c7603
spi: Refactor SPI Slave interface prefix to sync with I2C Slave
2021-06-05 04:50:34 -07:00
Abdelatif Guettouche
f00deae9ac
boards/esp32c3-devkit: Add a defconfig to test the shared library
...
example.
Signed-off-by: Abdelatif Guettouche <abdelatif.guettouche@espressif.com>
2021-06-04 18:08:36 -03:00
Abdelatif Guettouche
dd4962b2f8
boards/esp32c3-devkit: Add the necessary flags for loadable modules and
...
a module defconfig to test the "module" example.
Signed-off-by: Abdelatif Guettouche <abdelatif.guettouche@espressif.com>
2021-06-04 18:08:36 -03:00
Abdelatif Guettouche
3b7ae20843
boards/risc-v/esp32c3-devkit: Add an ELF defconfig and the necessary ELF
...
flags and linker script to support that.
Signed-off-by: Abdelatif Guettouche <abdelatif.guettouche@espressif.com>
2021-06-04 18:08:36 -03:00
YAMAMOTO Takashi
c20ed229b1
refresh configs
2021-06-03 10:05:33 -05:00
Xiang Xiao
d7f96003cf
Don't include debug.h from public header file
...
Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
2021-06-01 06:42:02 +09:00
Gustavo Henrique Nihei
8a41d849df
drivers/spi: Change prefix to a more intuitive "spislave"
2021-05-31 07:54:08 -07:00
Gustavo Henrique Nihei
8914646c27
board/esp32c3-devkit: Add support for SPI Slave chardev driver
2021-05-31 12:54:15 +01:00
Dong Heng
73dcbac09d
riscv/esp32c3: Add ESP32-C3 AES driver
2021-05-25 11:02:59 -03:00
Dong Heng
76df958e34
riscv/esp32c3: Support SPI Flash encryption read/write
2021-05-23 08:37:25 -03:00
chenwen
9a99d813fa
risc-v/esp32c3: Support ESP32-C3 auto-sleep
2021-05-19 07:00:40 -03:00
Dong Heng
f12de4f7d9
riscv/esp32c3: Add ESP32-C3 ADC driver
2021-05-18 09:20:46 -03:00
Dong Heng
beed26b6bf
riscv/esp32c3: Add ESP32-C3 LEDC(PWM) driver
2021-05-15 08:38:37 -03:00
chenwen
16667930cb
risc-v/esp32c3: Support ESP32-C3 PM standby and sleep
2021-05-12 10:15:06 -03:00
Abdelatif Guettouche
df7bd125f8
boards/risc-v/esp32c3: Convert the README.txt to the new Documentation.
...
Signed-off-by: Abdelatif Guettouche <abdelatif.guettouche@espressif.com>
2021-05-12 04:40:41 -07:00
Dong Heng
bd8e37bb4b
risc-v/esp32c3: Add ESP32-C3 (G)DMA driver and testing
2021-05-07 16:46:41 -03:00
Gustavo Henrique Nihei
4f08f43a6d
boards/esp32c3-devkit: Increase MAX_TASKS to 16 on nsh/ostest configs
...
This fixes the barrier test from ostest application
2021-04-30 17:55:30 +01:00
Dong Heng
fcd5648bca
riscv/esp32c3: Fix SPI Flash driver internal chip data address error
...
"g_rom_flashchip" is not in fixed address between all ESP32-C3's different versions.
2021-04-28 09:58:16 -05:00
Gustavo Henrique Nihei
66a15a6f83
risc-v/esp32c3: Fix wrong references to ESP32
2021-04-28 15:41:30 +01:00
Gustavo Henrique Nihei
ba23526e39
boards/esp32c3-devkit: Allocate .noinit in a dedicated section
...
Previously it was being allocated into .bss section after the _ebss
address. Although functional, this is not intuitive.
2021-04-28 15:40:49 +01:00
Gustavo Henrique Nihei
2fd98c99d7
boards/esp32c3-devkit: Add SPI character device driver
2021-04-26 20:50:32 -03:00
Gustavo Henrique Nihei
e0f514171b
boards/esp32c3-devkit: Add board-specific SPI functions
2021-04-26 20:50:32 -03:00
Sara Souza
7a80cbf93f
risc-v/esp32-c3: Adds oneshot timer driver.
2021-04-22 09:13:58 +01:00
Abdelatif Guettouche
ad43d9e8f3
boards/esp32c3-devkit: Add an OSTest defconfig.
...
Signed-off-by: Abdelatif Guettouche <abdelatif.guettouche@espressif.com>
2021-04-13 12:07:56 -03:00