Gregory Nutt
|
1ab10a20bd
|
SAMA5 EHCI: Correct and extend pool allocation logic; Fix data toggle values
|
2013-08-28 10:03:48 -06:00 |
|
Gregory Nutt
|
beb58c2520
|
SAMA5: Fixes a bug in the way that the heap regions were being allocated
|
2013-08-27 16:43:19 -06:00 |
|
Gregory Nutt
|
a3af5b3aaf
|
SAMA5 OHCI+EHCI: Using cp15_clean instead of cp15_coherent; EHCI: Need to set alt pointer in order to handle short transfers.
|
2013-08-27 13:07:21 -06:00 |
|
Gregory Nutt
|
bc46b447dc
|
Fix all occurrences of "the the" in documentation and comments
|
2013-08-27 09:40:19 -06:00 |
|
Gregory Nutt
|
c5802dd5a0
|
Add hooks to select Cortex-A8
|
2013-08-27 08:46:37 -06:00 |
|
Gregory Nutt
|
18126a5fd4
|
SAMA4 EHCI: Correct some backward conditional compilation; fix some warnings
|
2013-08-26 17:03:52 -06:00 |
|
Gregory Nutt
|
12beaf4b1a
|
Add a new method to the USB host driver interface: getdevinfo. This method will return information about the currently connected device. At present, it only returns the device speed. The speed is needed by the enumeration logic in order to set a credible initial EP0 max packet size
|
2013-08-26 15:46:16 -06:00 |
|
Gregory Nutt
|
8130f5bd64
|
SAMA5 EHCI: Status phase is the opposite direction as the data phase
|
2013-08-26 14:28:13 -06:00 |
|
Gregory Nutt
|
40525cedcd
|
SAMA5 EHCI: Taking direction from wrong bit in SETUP request; need to flush data buffer before starting SETUP request
|
2013-08-26 11:05:23 -06:00 |
|
Gregory Nutt
|
03ad60426d
|
#17 Fix if CONFIG_SDIO_BLOCKSETUP defined, OS will crash. From CCTSAO
|
2013-08-26 08:54:46 -06:00 |
|
Gregory Nutt
|
b3df0c1037
|
SAMA5 EHCI: Data toggle and status phase fixes
|
2013-08-25 14:45:08 -06:00 |
|
Gregory Nutt
|
bea6894bd7
|
EHCI reset bit was not being set correctly
|
2013-08-25 10:46:41 -06:00 |
|
Gregory Nutt
|
f1a20f49ff
|
SAMA5 OHCI: Fix semaphore handling bug. OHCI is now function by itself again after changes to integrate with EHCI
|
2013-08-25 08:57:35 -06:00 |
|
Gregory Nutt
|
042abb0856
|
SAMA5 OHCI: Fix backward conditional compilation. Clean-up OHCI/EHCI debug output
|
2013-08-25 08:30:21 -06:00 |
|
Gregory Nutt
|
0582148cfd
|
SAMA5D3x-EK: Fix some backward conditional compilation
|
2013-08-24 14:06:47 -06:00 |
|
Gregory Nutt
|
5f78f6998f
|
SAMA5: OHCI various bugfixes for interrupt handling
|
2013-08-24 13:03:15 -06:00 |
|
Gregory Nutt
|
cd84d1bec4
|
SAMA5: EHCI now handles low- and full-speed connections by giving them to OHCI; OHCI now uses the work queue to defer interrupt processing; If both OHCI and EHCI are enabled, EHCI is the master of the UHPHS interrupt
|
2013-08-24 11:34:24 -06:00 |
|
Gregory Nutt
|
9d0f504340
|
SAMA5 EHCI: Added logic to detect port speed. Handling is insufficient
|
2013-08-24 07:36:05 -06:00 |
|
Gregory Nutt
|
2d5313a931
|
Fix #endif with missing #if condition. Reported by Andrew Bradford
|
2013-08-23 16:40:30 -06:00 |
|
Gregory Nutt
|
7c5f8c86ce
|
SAMA5/ECHI: Debug register access, add logic to determine transfer size, fix setting of control bit in token
|
2013-08-23 16:23:15 -06:00 |
|
Gregory Nutt
|
db1b3c421b
|
SourceForge bug #16 Fix IO pin map. Add CONFIG_SERIAL_TERMIOS support. From CCTSAO
|
2013-08-23 11:48:53 -06:00 |
|
Gregory Nutt
|
bdc7d0523d
|
SAMA5 EHCI: cosmetic changes
|
2013-08-23 11:26:17 -06:00 |
|
Gregory Nutt
|
9a109ba4ba
|
SAMA5: Add support for sharing ports when both OHCI and EHCI are enabled
|
2013-08-23 10:58:30 -06:00 |
|
Gregory Nutt
|
2b3fd9e9c3
|
SAMA5 EHCI: Fix some list traversal bugs
|
2013-08-22 19:32:24 -06:00 |
|
Gregory Nutt
|
eef0f392ec
|
SAMA5 EHCI: Initial debug changes
|
2013-08-22 17:25:00 -06:00 |
|
Gregory Nutt
|
f356586fd3
|
SAMA5 EHCI: No complete for bulk and control endpoints
|
2013-08-22 13:36:16 -06:00 |
|
Gregory Nutt
|
577b19920e
|
SAMA5 EHCI: Add data transfer logic for asynchronous endpoints
|
2013-08-22 10:27:46 -06:00 |
|
Gregory Nutt
|
c1c5e195ce
|
SAMA5 EHCI: Add IOC error handling
|
2013-08-22 09:23:01 -06:00 |
|
Gregory Nutt
|
7e9832f955
|
SAMA5 EHCI: transfer termination logic. Incomplete
|
2013-08-21 17:08:12 -06:00 |
|
Gregory Nutt
|
a5eb830544
|
SAMA5 EHCI: Hardware initialization logic
|
2013-08-21 13:45:54 -06:00 |
|
Gregory Nutt
|
b1864a995e
|
Move all SAMA5 EHCI interrupt handling to the worker thread
|
2013-08-21 11:07:42 -06:00 |
|
Gregory Nutt
|
85aa2c1a8d
|
SAMA5 EHCI: At list-oriented cache operations
|
2013-08-20 18:06:04 -06:00 |
|
Gregory Nutt
|
0f2ce573e4
|
Add SAMA5 EHCI list traversal logic
|
2013-08-20 17:01:30 -06:00 |
|
Gregory Nutt
|
320a2e2a0a
|
Beginning of support for SAMA5 EHCI. Not much there yet
|
2013-08-20 15:46:36 -06:00 |
|
Gregory Nutt
|
e3a76b2e64
|
Add kernel/user memalign functions. Not fully integrated
|
2013-08-20 13:04:49 -06:00 |
|
Gregory Nutt
|
b04ea3efa6
|
SAMA5 OHCI+EHCI mostly cosmetic changes
|
2013-08-19 15:03:14 -06:00 |
|
Gregory Nutt
|
19d7c90d4e
|
USB host: Add device address management support in preparation for USB hub support
|
2013-08-18 14:31:57 -06:00 |
|
Gregory Nutt
|
0524688c71
|
Add few more EHCI definitions
|
2013-08-18 13:01:13 -06:00 |
|
Gregory Nutt
|
dc07d65e14
|
STM32 F1 I2C: Fix a typo that crept in with some recent changes. From Yiran Liao
|
2013-08-18 07:45:14 -06:00 |
|
Gregory Nutt
|
e2f68ac85f
|
Add EHCI header file (not quite complete)
|
2013-08-17 14:19:18 -06:00 |
|
Gregory Nutt
|
11086f34d0
|
SAMA5 OHCI: Driver is now basically functional
|
2013-08-16 13:13:21 -06:00 |
|
Gregory Nutt
|
1fb80e0917
|
SAMA5 OHCI: Re-organize some endpoint list data structures.. Strange things happen when semaphores lie in DMA memory which is occasionally invalidated
|
2013-08-16 11:36:51 -06:00 |
|
Gregory Nutt
|
10daf06976
|
STM32 SPI: nbits interface extended to handle LSB- or MSB-first operation. From Teemu Pirinen
|
2013-08-16 11:35:22 -06:00 |
|
Gregory Nutt
|
ca739ce76d
|
SAMA5 OHCI: Don't prealloc RH port TDs and EDs. Allocate from a free list like other cases
|
2013-08-15 17:15:08 -06:00 |
|
Gregory Nutt
|
7f733b0472
|
SAMA5 OHCI: Fix errors in cache handling; Don't add ED to control list until port is connected
|
2013-08-15 15:28:27 -06:00 |
|
Gregory Nutt
|
0098c9ec5f
|
SAMA5: ports should not be reset state (seems to make no difference)
|
2013-08-14 17:33:31 -06:00 |
|
Gregory Nutt
|
fe73fe2e23
|
SAMA5: Alternatie clock configuration that yields a perfect 48MHz full speed USB clock and a CPU clock of 384MHz
|
2013-08-14 15:16:04 -06:00 |
|
Gregory Nutt
|
79d5239023
|
SAMA5 OHCI: Use physical address and flush and/or invalidate data caches as necessary
|
2013-08-14 12:23:06 -06:00 |
|
Gregory Nutt
|
16ac25fd09
|
Clean up some LP17xx and STM32 USB host configuration compilation errors due to the massive changes to the USB host interfaces needed to support the SAMA5
|
2013-08-13 17:43:19 -06:00 |
|
Gregory Nutt
|
3f4b90cc3b
|
SAMA5: Major restructuring of the the OHCI driver drivers to better handle the multiple root hub ports and concureent transfers on each port.
|
2013-08-13 16:48:14 -06:00 |
|
Gregory Nutt
|
1700d06d89
|
Separate wait() and enumerate() methods from struct usbhost_driver_s and move to new interface, struct usbhost_connection_s. This is part of the necessary restructuring of the USB host interface to support multiple root hub ports.
|
2013-08-13 15:03:46 -06:00 |
|
Gregory Nutt
|
a65ac5bc72
|
Back out most of the changes of 3b04d08043742b9e65cf38d45988b35bff91daed
|
2013-08-13 14:12:27 -06:00 |
|
Gregory Nutt
|
b575450a04
|
Separate SAMA5 OHCI interrupt handling into separate functions
|
2013-08-13 13:34:35 -06:00 |
|
Gregory Nutt
|
ad258cb3b7
|
SAMA5 OHCI: Fix some erors in the loop that waits for device connection changes
|
2013-08-13 09:44:16 -06:00 |
|
Gregory Nutt
|
9220a748bd
|
Fix re-entry problem in SAMA5 up_putc
|
2013-08-13 09:42:40 -06:00 |
|
Gregory Nutt
|
1ec49f08b4
|
STM32 F3 fixes from John Wharington
|
2013-08-13 07:48:18 -06:00 |
|
Gregory Nutt
|
120a3604c9
|
More changes to USB host interface to support multiple downstream ports
|
2013-08-12 16:29:33 -06:00 |
|
Gregory Nutt
|
e09bd50fdd
|
First of several changes needed to support multiple USB host root hubs
|
2013-08-12 14:44:06 -06:00 |
|
Gregory Nutt
|
0da218483d
|
SAMA5: Add logic to control VBUS power for OHCI
|
2013-08-12 11:59:10 -06:00 |
|
Gregory Nutt
|
ed49812d2c
|
Add untested OHCI driver for the SAMA5; structure naming and header files for USB host initialization prototypes
|
2013-08-11 17:11:32 -06:00 |
|
Gregory Nutt
|
dd3c682443
|
SAMA5: Some improvements to the HSCMI card removal/insertion logic
|
2013-08-11 11:13:11 -06:00 |
|
Gregory Nutt
|
d6264c2c1f
|
Add CAN configuration to STM32 config menu
|
2013-08-10 19:37:35 -06:00 |
|
Gregory Nutt
|
054468d151
|
STM32: Fix STM32 serial init for non-reordered serial ports. From Lorenz Meier
|
2013-08-10 19:33:16 -06:00 |
|
Gregory Nutt
|
544185c683
|
Added option to disable STM32 serial port re-ordering
|
2013-08-10 19:29:44 -06:00 |
|
Gregory Nutt
|
da4cebf572
|
SAMA5: Fix HSMCI race condition. Now memory card interface is functional with DMA
|
2013-08-10 18:01:23 -06:00 |
|
Gregory Nutt
|
968b2553cd
|
Rearrange configuration settings so that ARCH_HAVE_SDIO is moved to higher, sharable level
|
2013-08-10 09:06:53 -06:00 |
|
Gregory Nutt
|
c5e66ae051
|
Extend the virtual-to-physical address conversion logic to handle NFS SRM, UDPH SRAM, and external SRAM and PSRAM.
|
2013-08-09 17:55:27 -06:00 |
|
Gregory Nutt
|
efabe4aaff
|
SAMA5: Centralize logic for conversion between physical and virtual addresses
|
2013-08-09 17:25:53 -06:00 |
|
Gregory Nutt
|
619cd66f33
|
Fix some cache-related issues with the SAMA5 DMA driver
|
2013-08-09 15:25:13 -06:00 |
|
Gregory Nutt
|
628f50ba61
|
SAM3,4,A5 DMA fixes; SAMA5 SPI driver now supports DMA transfers
|
2013-08-09 13:12:16 -06:00 |
|
Gregory Nutt
|
417636e1de
|
SAMA5: Use RDR/TDR registers for DMA, not FIFO registers; change DMA bit settings to match Atmel example. Still no DMA
|
2013-08-08 15:51:16 -06:00 |
|
Gregory Nutt
|
83cbd61c8c
|
SAMA5 DMA: Need to flush caches; DMA channel depends upon direction of DMA; the maximum transfer size in bytes depends on the number of bytes per transfer
|
2013-08-08 13:15:52 -06:00 |
|
Gregory Nutt
|
9d81d4727c
|
More SAMA5 DMAC driver fixes. Still does not work.
|
2013-08-07 17:19:48 -06:00 |
|
Gregory Nutt
|
2df1d56a01
|
SAMA3,4,A5: Misc corrections to DMA and HSMCI drivers
|
2013-08-07 11:32:08 -06:00 |
|
Gregory Nutt
|
bfaf64e54e
|
Fix SAM bug: Parmaters reversed in DMA function call
|
2013-08-06 15:47:09 -06:00 |
|
Gregory Nutt
|
b0e8231fa3
|
SAM3,4,A5 DMAC driver fixes
|
2013-08-06 13:27:48 -06:00 |
|
Gregory Nutt
|
6a429e675f
|
SAM3,4,A5: Fix some masked status checks that can generate false error reports
|
2013-08-06 12:36:56 -06:00 |
|
Gregory Nutt
|
ce9eb71495
|
SAMA5: A few early, easy bug fixes. The rest will all be difficult
|
2013-08-06 11:29:53 -06:00 |
|
Gregory Nutt
|
fa011d9aca
|
SAMA5: Add PIO interrupt support. Massive name changes for consistency in PIO vs GPIO naming. SAMA5D3x-EK: Add support for SD card detection PIO interrupts
|
2013-08-06 10:20:17 -06:00 |
|
Gregory Nutt
|
369bf26b20
|
SAMA5: Add HSMCI memory card driver support
|
2013-08-05 16:21:24 -06:00 |
|
Gregory Nutt
|
8c88dcd0c7
|
SAMA5: SPI Driver + AT25 FLASH work; SAM3/4: Correct an error, SPI will not be correctly configured if CONFIG_SPI_OWNBUS=n
|
2013-08-05 10:29:43 -06:00 |
|
Gregory Nutt
|
cbe8c5ed56
|
SAMA5: Add logic to auto-mount a file system on AT25 SPI FLASH for NSH
|
2013-08-05 08:24:39 -06:00 |
|
Gregory Nutt
|
906506c61c
|
SAMA5D3x-EK: At support for the AT25 serial FLASH
|
2013-08-04 16:56:41 -06:00 |
|
Gregory Nutt
|
1060b232e9
|
SAMA5: Add register level debug option for SPI
|
2013-08-04 14:45:24 -06:00 |
|
Gregory Nutt
|
83af194db1
|
SAMA5: SPI driver now supports both SPI0 and SPI1
|
2013-08-04 12:50:20 -06:00 |
|
Gregory Nutt
|
163ec613b1
|
SAMA5: Add basic SPI suppport (untested)
|
2013-08-04 11:08:20 -06:00 |
|
Gregory Nutt
|
1ea55fc2a7
|
SAMA5: Add DMA suppport (untested)
|
2013-08-04 10:44:18 -06:00 |
|
Gregory Nutt
|
5cdc3db214
|
SAMA5: Add DMA controller register definitions
|
2013-08-03 12:13:42 -06:00 |
|
Gregory Nutt
|
6422792f57
|
Standard configuration variables used to enable interupt controller debug; SAMA5: Correct handling of spurious interrupts
|
2013-08-03 08:22:37 -06:00 |
|
Gregory Nutt
|
3c404ea742
|
Various changes to get SAMA5 SDRAM working. Marginally functional, but there is more to be done
|
2013-08-02 18:30:27 -06:00 |
|
Gregory Nutt
|
3ee10f0f08
|
Correct some typos int he MPADDRCS register address definitions
|
2013-08-02 12:06:11 -06:00 |
|
Gregory Nutt
|
2feb83a2f8
|
SAMA5: More MMU-related changes to properly initialize SDRAM
|
2013-08-02 11:11:57 -06:00 |
|
Gregory Nutt
|
2ac9669a87
|
SAMA5: Add logic to initialize SAMA5D3x-EK on-board SDRAM
|
2013-08-01 16:58:55 -06:00 |
|
Gregory Nutt
|
8b8fe4d073
|
SAMA5: Add DDR controller register definitions
|
2013-08-01 12:27:41 -06:00 |
|
Gregory Nutt
|
b148465beb
|
ARMv7-A: Map all of .text, .bss, .data., stacks before enabling the MMU and caching. This is simpler and avoids fears I have about caching
|
2013-08-01 10:05:33 -06:00 |
|
Gregory Nutt
|
f2195a16b2
|
ARMv7-A: Separate CONFIG_PAGING start-up logic into a different startup file. Too much conditional compilation.
|
2013-08-01 07:41:00 -06:00 |
|
Gregory Nutt
|
ffdd034c35
|
SAMA5: Add an NSH configuration of the SAMA5D3x-EK board
|
2013-07-31 10:46:13 -06:00 |
|
Gregory Nutt
|
7dfef5e22e
|
SAMA5: Modification of some CPSR-related inline functions
|
2013-07-31 09:11:24 -06:00 |
|
Gregory Nutt
|
fde3777e9e
|
Fix Cortex-A CPSR register field definition
|
2013-07-30 19:05:24 -06:00 |
|
Gregory Nutt
|
bfa1a9545b
|
SAMA5: Change mapping of vector tables to work around that fact that I don't understand how the AXI MATRIX remap works
|
2013-07-30 16:19:52 -06:00 |
|