Gregory Nutt
|
ad258cb3b7
|
SAMA5 OHCI: Fix some erors in the loop that waits for device connection changes
|
2013-08-13 09:44:16 -06:00 |
|
Gregory Nutt
|
9220a748bd
|
Fix re-entry problem in SAMA5 up_putc
|
2013-08-13 09:42:40 -06:00 |
|
Gregory Nutt
|
1ec49f08b4
|
STM32 F3 fixes from John Wharington
|
2013-08-13 07:48:18 -06:00 |
|
Gregory Nutt
|
120a3604c9
|
More changes to USB host interface to support multiple downstream ports
|
2013-08-12 16:29:33 -06:00 |
|
Gregory Nutt
|
e09bd50fdd
|
First of several changes needed to support multiple USB host root hubs
|
2013-08-12 14:44:06 -06:00 |
|
Gregory Nutt
|
0da218483d
|
SAMA5: Add logic to control VBUS power for OHCI
|
2013-08-12 11:59:10 -06:00 |
|
Gregory Nutt
|
ed49812d2c
|
Add untested OHCI driver for the SAMA5; structure naming and header files for USB host initialization prototypes
|
2013-08-11 17:11:32 -06:00 |
|
Gregory Nutt
|
dd3c682443
|
SAMA5: Some improvements to the HSCMI card removal/insertion logic
|
2013-08-11 11:13:11 -06:00 |
|
Gregory Nutt
|
d6264c2c1f
|
Add CAN configuration to STM32 config menu
|
2013-08-10 19:37:35 -06:00 |
|
Gregory Nutt
|
054468d151
|
STM32: Fix STM32 serial init for non-reordered serial ports. From Lorenz Meier
|
2013-08-10 19:33:16 -06:00 |
|
Gregory Nutt
|
544185c683
|
Added option to disable STM32 serial port re-ordering
|
2013-08-10 19:29:44 -06:00 |
|
Gregory Nutt
|
da4cebf572
|
SAMA5: Fix HSMCI race condition. Now memory card interface is functional with DMA
|
2013-08-10 18:01:23 -06:00 |
|
Gregory Nutt
|
968b2553cd
|
Rearrange configuration settings so that ARCH_HAVE_SDIO is moved to higher, sharable level
|
2013-08-10 09:06:53 -06:00 |
|
Gregory Nutt
|
c5e66ae051
|
Extend the virtual-to-physical address conversion logic to handle NFS SRM, UDPH SRAM, and external SRAM and PSRAM.
|
2013-08-09 17:55:27 -06:00 |
|
Gregory Nutt
|
efabe4aaff
|
SAMA5: Centralize logic for conversion between physical and virtual addresses
|
2013-08-09 17:25:53 -06:00 |
|
Gregory Nutt
|
619cd66f33
|
Fix some cache-related issues with the SAMA5 DMA driver
|
2013-08-09 15:25:13 -06:00 |
|
Gregory Nutt
|
628f50ba61
|
SAM3,4,A5 DMA fixes; SAMA5 SPI driver now supports DMA transfers
|
2013-08-09 13:12:16 -06:00 |
|
Gregory Nutt
|
417636e1de
|
SAMA5: Use RDR/TDR registers for DMA, not FIFO registers; change DMA bit settings to match Atmel example. Still no DMA
|
2013-08-08 15:51:16 -06:00 |
|
Gregory Nutt
|
83cbd61c8c
|
SAMA5 DMA: Need to flush caches; DMA channel depends upon direction of DMA; the maximum transfer size in bytes depends on the number of bytes per transfer
|
2013-08-08 13:15:52 -06:00 |
|
Gregory Nutt
|
9d81d4727c
|
More SAMA5 DMAC driver fixes. Still does not work.
|
2013-08-07 17:19:48 -06:00 |
|
Gregory Nutt
|
2df1d56a01
|
SAMA3,4,A5: Misc corrections to DMA and HSMCI drivers
|
2013-08-07 11:32:08 -06:00 |
|
Gregory Nutt
|
bfaf64e54e
|
Fix SAM bug: Parmaters reversed in DMA function call
|
2013-08-06 15:47:09 -06:00 |
|
Gregory Nutt
|
b0e8231fa3
|
SAM3,4,A5 DMAC driver fixes
|
2013-08-06 13:27:48 -06:00 |
|
Gregory Nutt
|
6a429e675f
|
SAM3,4,A5: Fix some masked status checks that can generate false error reports
|
2013-08-06 12:36:56 -06:00 |
|
Gregory Nutt
|
ce9eb71495
|
SAMA5: A few early, easy bug fixes. The rest will all be difficult
|
2013-08-06 11:29:53 -06:00 |
|
Gregory Nutt
|
fa011d9aca
|
SAMA5: Add PIO interrupt support. Massive name changes for consistency in PIO vs GPIO naming. SAMA5D3x-EK: Add support for SD card detection PIO interrupts
|
2013-08-06 10:20:17 -06:00 |
|
Gregory Nutt
|
369bf26b20
|
SAMA5: Add HSMCI memory card driver support
|
2013-08-05 16:21:24 -06:00 |
|
Gregory Nutt
|
8c88dcd0c7
|
SAMA5: SPI Driver + AT25 FLASH work; SAM3/4: Correct an error, SPI will not be correctly configured if CONFIG_SPI_OWNBUS=n
|
2013-08-05 10:29:43 -06:00 |
|
Gregory Nutt
|
cbe8c5ed56
|
SAMA5: Add logic to auto-mount a file system on AT25 SPI FLASH for NSH
|
2013-08-05 08:24:39 -06:00 |
|
Gregory Nutt
|
906506c61c
|
SAMA5D3x-EK: At support for the AT25 serial FLASH
|
2013-08-04 16:56:41 -06:00 |
|
Gregory Nutt
|
1060b232e9
|
SAMA5: Add register level debug option for SPI
|
2013-08-04 14:45:24 -06:00 |
|
Gregory Nutt
|
83af194db1
|
SAMA5: SPI driver now supports both SPI0 and SPI1
|
2013-08-04 12:50:20 -06:00 |
|
Gregory Nutt
|
163ec613b1
|
SAMA5: Add basic SPI suppport (untested)
|
2013-08-04 11:08:20 -06:00 |
|
Gregory Nutt
|
1ea55fc2a7
|
SAMA5: Add DMA suppport (untested)
|
2013-08-04 10:44:18 -06:00 |
|
Gregory Nutt
|
5cdc3db214
|
SAMA5: Add DMA controller register definitions
|
2013-08-03 12:13:42 -06:00 |
|
Gregory Nutt
|
6422792f57
|
Standard configuration variables used to enable interupt controller debug; SAMA5: Correct handling of spurious interrupts
|
2013-08-03 08:22:37 -06:00 |
|
Gregory Nutt
|
3c404ea742
|
Various changes to get SAMA5 SDRAM working. Marginally functional, but there is more to be done
|
2013-08-02 18:30:27 -06:00 |
|
Gregory Nutt
|
3ee10f0f08
|
Correct some typos int he MPADDRCS register address definitions
|
2013-08-02 12:06:11 -06:00 |
|
Gregory Nutt
|
2feb83a2f8
|
SAMA5: More MMU-related changes to properly initialize SDRAM
|
2013-08-02 11:11:57 -06:00 |
|
Gregory Nutt
|
2ac9669a87
|
SAMA5: Add logic to initialize SAMA5D3x-EK on-board SDRAM
|
2013-08-01 16:58:55 -06:00 |
|
Gregory Nutt
|
8b8fe4d073
|
SAMA5: Add DDR controller register definitions
|
2013-08-01 12:27:41 -06:00 |
|
Gregory Nutt
|
b148465beb
|
ARMv7-A: Map all of .text, .bss, .data., stacks before enabling the MMU and caching. This is simpler and avoids fears I have about caching
|
2013-08-01 10:05:33 -06:00 |
|
Gregory Nutt
|
f2195a16b2
|
ARMv7-A: Separate CONFIG_PAGING start-up logic into a different startup file. Too much conditional compilation.
|
2013-08-01 07:41:00 -06:00 |
|
Gregory Nutt
|
ffdd034c35
|
SAMA5: Add an NSH configuration of the SAMA5D3x-EK board
|
2013-07-31 10:46:13 -06:00 |
|
Gregory Nutt
|
7dfef5e22e
|
SAMA5: Modification of some CPSR-related inline functions
|
2013-07-31 09:11:24 -06:00 |
|
Gregory Nutt
|
fde3777e9e
|
Fix Cortex-A CPSR register field definition
|
2013-07-30 19:05:24 -06:00 |
|
Gregory Nutt
|
bfa1a9545b
|
SAMA5: Change mapping of vector tables to work around that fact that I don't understand how the AXI MATRIX remap works
|
2013-07-30 16:19:52 -06:00 |
|
Gregory Nutt
|
8bfdf70766
|
ARMv7-A: Add cp15_disable_dcache(); SAMA5: nor_main.c no disables MMU and caches; Should not remap ISRAM to address 0x0 unless we booted into ISRAM
|
2013-07-30 13:20:33 -06:00 |
|
Gregory Nutt
|
c4c222ca3a
|
More DAC changes from John Wharington
|
2013-07-30 11:41:53 -06:00 |
|
Gregory Nutt
|
2c6b370c4a
|
Add ARMv7-A irqdisable() inline function
|
2013-07-30 11:37:09 -06:00 |
|
Gregory Nutt
|
5a94767c52
|
STM32 F3 I2C driver from John Wharington
|
2013-07-30 10:35:17 -06:00 |
|
Gregory Nutt
|
b57f54fbd0
|
STM32 DAC DMA fixes from John Wharington
|
2013-07-30 08:54:32 -06:00 |
|
Gregory Nutt
|
413aba0bf5
|
SAMA5: More cache and mmu inline utility functions
|
2013-07-29 19:57:15 -06:00 |
|
Gregory Nutt
|
36b1cd0a6b
|
SAMA5: Separate cache operations into separate files
|
2013-07-29 18:38:02 -06:00 |
|
Gregory Nutt
|
5351598323
|
Changes to ARMv7-A boot logic to handle the case where we execute out of NOR FLASH
|
2013-07-29 17:54:56 -06:00 |
|
Gregory Nutt
|
f96c6793b9
|
Add SAMA5 HSMC register definitions and logic to reconfigure the NOR FLASH
|
2013-07-29 10:56:21 -06:00 |
|
Gregory Nutt
|
4ba648aaae
|
SAMA5: Add file structure to support board-specific initialization of NOR flash
|
2013-07-29 07:41:53 -06:00 |
|
Gregory Nutt
|
9a94a3707c
|
SAMA5: The ostest configuration have been converted to run out of NOR flash. There is more to be done, however
|
2013-07-28 15:07:35 -06:00 |
|
Gregory Nutt
|
7dc8dd4b50
|
SAMA5: Correct a clock configuration bug; clarify some MMU memory types
|
2013-07-28 12:44:06 -06:00 |
|
Gregory Nutt
|
263678e05b
|
SAMA5: Correct vector mapping
|
2013-07-28 09:44:11 -06:00 |
|
Gregory Nutt
|
f0e3011fc3
|
Removed unused ARMv7-A cache function
|
2013-07-27 14:03:02 -06:00 |
|
Gregory Nutt
|
efa21b82bc
|
SAMA5: Fix heap allocation bugs
|
2013-07-27 11:28:31 -06:00 |
|
Gregory Nutt
|
c4ec723089
|
SAMA5 page table is cached; need to flush the cache each time that the page table is updated
|
2013-07-27 09:27:37 -06:00 |
|
Gregory Nutt
|
6fc4b9aacc
|
Correct an error in Cortex-A5 intermediate MMU mapping
|
2013-07-26 17:26:53 -06:00 |
|
Gregory Nutt
|
dc92037e67
|
Add a hello world configuration to help with the SAMA5 bringup
|
2013-07-26 15:28:01 -06:00 |
|
Gregory Nutt
|
70f0ffdfc5
|
Finally... renamed all CONFIG_DRAM_ settings to CONFIG_RAM_
|
2013-07-26 10:09:17 -06:00 |
|
Gregory Nutt
|
ec8a56259c
|
SAMA5: If the page table is in high memory, make sure that it is excluded from the heap
|
2013-07-26 09:16:46 -06:00 |
|
Gregory Nutt
|
0fb58d2cf1
|
Fix some bad page table definitions of last commit
|
2013-07-25 18:11:25 -06:00 |
|
Gregory Nutt
|
49f9b7040e
|
Misc Cortex-A5 MMU-related fix -- still does not boot
|
2013-07-25 16:37:55 -06:00 |
|
Gregory Nutt
|
55df28dbcf
|
Fix an uninitialized register error that crept into the ARM9 start up code many years ago and was recently cloned into the Cortex-A5. Obviously no on has used NuttX with ARM9 for years
|
2013-07-24 20:12:04 -06:00 |
|
Gregory Nutt
|
e6beda428a
|
Fix SAMA5 vector linking issue
|
2013-07-24 12:51:42 -06:00 |
|
Gregory Nutt
|
77e1c27005
|
Update SAMA5D3x-EK board configuration to support on-board UART connections, LEDs, and push buttons
|
2013-07-24 12:27:12 -06:00 |
|
Gregory Nutt
|
04b3bb1826
|
Revamp the way external memory regions are configured; Add logic to add SAMA5 external memory regions to the heap
|
2013-07-24 10:08:32 -06:00 |
|
Gregory Nutt
|
3860fc17f0
|
Improve Cortex-A5 context switching so that a little less copying is done
|
2013-07-24 07:47:51 -06:00 |
|
Gregory Nutt
|
d6ae8db987
|
ARMv7-N: Fix a copy error introduced in the previous check-in
|
2013-07-23 19:09:17 -06:00 |
|
Gregory Nutt
|
535048a73c
|
Improve some ARMv7-A/M floating point register save time; Add floating point register save logic for ARMv7-A
|
2013-07-23 17:52:06 -06:00 |
|
Gregory Nutt
|
812bf02972
|
ARMv7-A: Need 8-byte stack alignment when callign C code from interrupt handlers. This change needs to be ported to other ARM architectures as well
|
2013-07-23 14:47:16 -06:00 |
|
Gregory Nutt
|
14df812735
|
SAMA5: Adapt clocking for different boot modes. New header files for AXI matrix, BSC, and SFR
|
2013-07-23 13:54:49 -06:00 |
|
Gregory Nutt
|
afdd6320ee
|
Add SAMA5D3 pin multiplexing definitions
|
2013-07-23 09:47:01 -06:00 |
|
Gregory Nutt
|
f07d09aa48
|
Add SAMA5 GPIO configuration support
|
2013-07-22 20:59:47 -06:00 |
|
Gregory Nutt
|
339a55f1ea
|
Add support SAMA5 UART and serial driver
|
2013-07-22 19:16:37 -06:00 |
|
Gregory Nutt
|
e67d610347
|
SAMA5 clock configuration should now agree with Atmel sample code; Added header file with macros to enable and disable peripheral clocking
|
2013-07-22 17:00:02 -06:00 |
|
Gregory Nutt
|
a9b0f304e6
|
Add SAMA5 clock logic. Cloned from SAM3U and not yet verified
|
2013-07-22 14:42:05 -06:00 |
|
Gregory Nutt
|
1350b2a576
|
SAMA5 interrupt handling logic
|
2013-07-22 11:54:39 -06:00 |
|
Gregory Nutt
|
5bbc86f894
|
SAMA5/Cortex-A: Improve irqsave/restore inlines + add irqenable. Add skeleton file for SAMA5 interrupt management. Also change from last commit that was left in the editor
|
2013-07-21 17:08:40 -06:00 |
|
Gregory Nutt
|
87f54f7d0b
|
Add system timer logic for the SAMA5
|
2013-07-21 15:49:17 -06:00 |
|
Gregory Nutt
|
543b5b7e03
|
A few more Cortex-A5 and SAMA5 files
|
2013-07-21 12:52:38 -06:00 |
|
Gregory Nutt
|
66259bfc53
|
Misc Cortex-A5 changes include new file for cache operations
|
2013-07-20 13:06:00 -06:00 |
|
Gregory Nutt
|
b26d5c7164
|
A few more SAMA5D3 files
|
2013-07-19 17:45:28 -06:00 |
|
Gregory Nutt
|
4a81d47c86
|
Basic framework to support the AT91SAMA5D3 family and the SAMA5D3x-EK board(s) in particular
|
2013-07-19 15:23:03 -06:00 |
|
Gregory Nutt
|
5356bd1bbd
|
More ARMv7-A files that are just copies of the ARMv4/5 files for now
|
2013-07-19 11:43:04 -06:00 |
|
Gregory Nutt
|
53a4f3443c
|
Minor but fatal typo introduced in last checkin
|
2013-07-18 15:45:21 -06:00 |
|
Gregory Nutt
|
8f2ad7eec1
|
Some initial frame for Cortex-A5 support. No much yet
|
2013-07-18 15:20:47 -06:00 |
|
Gregory Nutt
|
a7ae91c716
|
NSH cmp command by Andrew Twidgell
|
2013-07-18 08:24:29 -06:00 |
|
Gregory Nutt
|
f9b9bf6e04
|
STM32 SDIO driver: Add supported for data block end (DBCKEND) interrupt. From Chia Cheng Tsao
|
2013-07-08 09:04:05 -06:00 |
|
Gregory Nutt
|
7536b4654b
|
Ticket #16: STM32 OTG FS device driver endpoint allocation. From Chia Cheng Tsao
|
2013-07-08 08:55:05 -06:00 |
|
Gregory Nutt
|
25c393f371
|
prohibit re-entrance into sam_configgpio()
|
2013-07-05 17:15:54 -06:00 |
|
Gregory Nutt
|
94e2f4ceb4
|
Fix SAM34 interrupt handling for ports D-F; fix MISO logic in Arduino Due touchscreen driver
|
2013-07-03 08:12:45 -06:00 |
|
Gregory Nutt
|
f0ebaf8312
|
Several fixes to get a clean compile of the Arduino touch screen
|
2013-07-02 13:52:09 -06:00 |
|
Gregory Nutt
|
09faaccc02
|
Created new directories to hold SPI-related files
|
2013-07-01 08:11:54 -06:00 |
|