sergiotarxz/nuttx
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
26,371 Commits 1 Branch 0 Tags 291 MiB
beaca7a17f
Commit Graph

12006 Commits

Author SHA1 Message Date
Gregory Nutt
13b53d87a9 i.MX6: Add ECSPI header file 2016-05-28 12:23:05 -06:00
Konstantin Berezenko
5c6cd17d46 Add support for SPI 4 and 5 on stm32f411 chips 2016-05-27 11:08:18 -07:00
Gregory Nutt
b4354cf130 Stefan Kolb's change to the SAMV7 Oneshot Timer (commit d44ecbcfbb) should also be applied to the SAMA5 oneshot time since the drivers are identical. Here are the commit commits from Stefan's original change: 
"This is a fix to a problem in the handling of the oneshot timer. Due to a wrong assumption concerning the behavior directly after the start of the timer/counter the function sam_oneshot_cancel(…) calculates the wrong remaining time. The code assumes that the counter register is zero directly after the start of the timer, but this is not true. To start the time/counter a software trigger is invoked, this trigger starts the timer/count and sets the counter register to zero, but the reset of the counter register is not performed instantly. According to the datasheet: “The counter can be reset by a trigger. In this case, the counter value passes to zero on the next valid edge of the selected clock.” Thus the counter is set to zero between 0 and USEC_PER_TICK microseconds after the clock was started.

"In my fix I use the freerun count value to determine if at least one tick passed since the start of the timer and thus if the value of the oneshot counter is correct. I also tried to use the function up_timer_gettime(…) to achieve this but, at least if compiled with no optimization the problem vanishes without using the value of the function, the function call takes too long.

"Another problem treated in the fix is that if the oneshot timer/counter is canceled, we only know the remaining time with a precision of USEC_PER_TICK microseconds. This means the calculated remaining time is between 0 and USEC_PER_TICK microseconds  too long. To fix this I subtract one tick if the calculated remaining time is greater than one tick and otherwise set the remaining time to zero. By doing so the measured times are much more precise as without it."
 2016-05-27 07:58:03 -06:00
Stefan Kolb
d44ecbcfbb This is a fix to a problem in the handling of the oneshot timer. Due to a wrong assumption concerning the behavior directly after the start of the timer/counter the function sam_oneshot_cancel(…) calculates the wrong remaining time. The code assumes that the counter register is zero directly after the start of the timer, but this is not true. To start the time/counter a software trigger is invoked, this trigger starts the timer/count and sets the counter register to zero, but the reset of the counter register is not performed instantly. According to the datasheet: “The counter can be reset by a trigger. In this case, the counter value passes to zero on the next valid edge of the selected clock.” Thus the counter is set to zero between 0 and USEC_PER_TICK microseconds after the clock was started. 
In my fix I use the freerun count value to determine if at least one tick passed since the start of the timer and thus if the value of the oneshot counter is correct. I also tried to use the function up_timer_gettime(…) to achieve this but, at least if compiled with no optimization the problem vanishes without using the value of the function, the function call takes too long.

Another problem treated in the fix is that if the oneshot timer/counter is canceled, we only know the remaining time with a precision of USEC_PER_TICK microseconds. This means the calculated remaining time is between 0 and USEC_PER_TICK microseconds  too long. To fix this I subtract one tick if the calculated remaining time is greater than one tick and otherwise set the remaining time to zero. By doing so the measured times are much more precise as without it.
 2016-05-27 07:51:50 -06:00
Gregory Nutt
3d3b7b5422 EFM32, STM32, TIVA: Allow lower half driver to build if any ADC is selected. Should not depend on CONFIG_ADC. 2016-05-27 06:46:33 -06:00
Lok Tep
c00bb5d4a7 i2c 2016-05-27 00:16:55 +02:00
Gregory Nutt
31ac3f5123 STM32 ADC: Missed on adc_receive 2016-05-26 12:42:34 -06:00
Gregory Nutt
aa05767a00 Add ADC bind method to the Tiva ADC drivers 2016-05-26 12:39:22 -06:00
Gregory Nutt
8f2a660c8b Add ADC bind method to the STM32 ADC drivers 2016-05-26 12:25:54 -06:00
Gregory Nutt
2f5221ed91 Add ADC bind method to the LPC43xx and SAMA5Dx ADC drivers 2016-05-26 12:19:17 -06:00
Gregory Nutt
957634519d Missed a few adc_receive calls in the LPC17xx ADC driver. That design has several. 2016-05-26 12:04:17 -06:00
Gregory Nutt
9d6845b7ec Add ADC bind method to the EFM32 and LPC17xx ADC drivers 2016-05-26 11:57:18 -06:00
Gregory Nutt
783bab6c82 Costmetic changes from review of last PR 2016-05-25 18:04:39 -06:00
Gregory Nutt
0d2698a710 Merged in ziggurat29/nuttx/stm32l4_i2c_lcd_mjkdz_001 (pull request #30) 
get I2C working for STM32L4
 2016-05-25 17:58:19 -06:00
Gregory Nutt
3603dc6218 1-wire: Initialization/uninitialization functions are not use MCU-independent up_ naming. Should use STM32-specific stm32_ naming. These are not globally accessible but only accessible from STM32 board logic. 2016-05-25 17:56:47 -06:00
ziggurat29
003c2c737a get I2C working. some more work regarding clocking computation is needed, as is some inhertited 'todo's from the basis code. but it does work with the devices tested so far. 2016-05-25 18:43:37 -05:00
Paul A. Patience
d31aefe4ef STM32 CAN: Add support for both RX FIFOs 2016-05-25 16:11:18 -04:00
Gregory Nutt
add152bf24 Update README 2016-05-25 14:07:59 -06:00
Gregory Nutt
78e08bbeea Purely cosmetic change from review of last PR 2016-05-25 13:29:01 -06:00
Gregory Nutt
fafc56ae80 Merged in ziggurat29/nuttx/stm32l4_i2c_lcd_mjkdz_001 (pull request #28) 
complete logic in 'create stack' and 'use stack' to support stack coloration.  Fix some booboos breaking compatibility with TLS in libc.
 2016-05-25 13:22:03 -06:00
Gregory Nutt
4afc4964ed SAM34 TWI: Missing semicolon 2016-05-25 13:05:03 -06:00
Gregory Nutt
4a63a7760a STM32: Hook 1-Wire driver into the build system 2016-05-25 12:31:32 -06:00
Gregory Nutt
9ec104834a Remove CONFIG_USARTn_ISUART 2016-05-25 11:21:48 -06:00
Gregory Nutt
c089a2f241 Rename CONFIG_ARCH_HAVE_OTHER_UART to CONFIG_OTHER_UART_SERIALDRIVER 2016-05-25 10:48:33 -06:00
Gregory Nutt
e2e6ce3f1b Rename CONFIG_ARCH_HAVE_SCIn to CONFIG_SCIn_SERIALDRIVER 2016-05-25 10:46:55 -06:00
Gregory Nutt
2a87741e72 Rename CONFIG_ARCH_HAVE_UARTn to CONFIG_UARTn_SERIALDRIVER 2016-05-25 10:45:01 -06:00
Gregory Nutt
249a2e48e5 Rename CONFIG_ARCH_HAVE_USARTn to CONFIG_USARTn_SERIALDRIVER 2016-05-25 10:39:23 -06:00
ziggurat29
05d2036334 complete logic in 'create stack' and 'use stack' to support stack coloration. Fix some booboos breaking compatibility with TLS in libc. 2016-05-25 10:37:38 -05:00
Aleksandr Vyhovanec
52c6cb1799 Fix typographical naming error in STM32 U[S]ART bit defintiions. 2016-05-25 09:04:03 -06:00
Aleksandr Vyhovanec
9a2002a302 1-wire driver based on U[S]ART in single-wire, half-duplex mode. 2016-05-25 08:59:47 -06:00
Frank Benkert
04223a9618 SAMV7: USBHS: Remove disabling of whole usb on suspend 
This fix removes the disabling of the whole USB peripheral on suspend
interrupt. Its enough to freeze the clock instead.

When disabling the whole peripheral, the next wakeup-interrupt comes
up with an disabled clocking. The unfreeze clock has no effect, because
the master clock is disabled. This makes all registers, including the
IDR unwriteable and the IRQ falls in an endless loop blocking the whole
system.

Furthermore the disabling of the peripheral clock prevents hotplugging
or reconnecting the USB.
 2016-05-25 07:20:48 -06:00
pkolesnikov
9ee3fe3f19 clocking for 54mhz 2016-05-25 14:30:47 +02:00
Lok Tep
4c96755219 Merge remote-tracking branch 'origin/master' 2016-05-24 23:23:57 +02:00
unknown
c89a5494b8 spi, copy 2016-05-24 16:57:39 +01:00
Gregory Nutt
317bf064a8 i.MX6: Clean up some initializers 2016-05-24 07:44:36 -06:00
Alexander Vasiljev
ad6f37edfa Adds definitions for the LPC4337jet100 chip. 2016-05-24 07:03:50 -06:00
Gregory Nutt
3a8ff78f87 Restore PR. I have no idea where it went. 2016-05-23 17:45:15 -06:00
Gregory Nutt
e929066042 Fix an error in the last commit 2016-05-23 17:11:36 -06:00
David Sidrane
c41e6d823a Add the up_systemreset interface to the samv7 arch. The approach is slightly different in that: 1) It enables ARCH_HAVE_RESET and allows the user to set if, and for how long, to drive External nRST signal. It also does not contain a default board_reset, as that really should be done in the config's src if CONFIG_BOARDCTL_RESET is defined. 2016-05-23 17:05:02 -06:00
David Sidrane
fca329945b This patch ensures that the TWIHS (i2c) hw get's its clock set when the sequence of 
sam_i2cbus_initialize
sam_i2cbus_uninitialize
sam_i2cbus_initialize

Or twi_reset is called.

I found this a while back in the stm32 family, so there may be more arch-es with this sort of bug. I suppose any driver that has the notion of "do not set the freq if it is already set" could be suspect.
 2016-05-23 13:38:34 -06:00
Alexander Vasiljev
b43fcd6f99 LPC43xx: Add AES support. 2016-05-23 08:03:32 -06:00
pkolesnikov
eb9cfd1255 i2c copy, right include 2016-05-23 15:59:24 +02:00
pkolesnikov
7630b9db5d i2c copy 2016-05-23 15:56:56 +02:00
Gregory Nutt
80d0b2736e Reorder some logic: (1) set initial CPU IDLE task regsters AFTER allocating stack, (2) invalidate cache in CPU start-up BEFORE handling first interrupt. 2016-05-22 15:01:49 -06:00
Steve
a75c48c183 Fix for a minor typo that I introduced somewhere along the way during my testing. This makes the bridge code actually compile… 2016-05-21 17:09:50 -06:00
Gregory Nutt
e47714322e Merged in K-man23/nuttx/stm32f411e-disco (pull request #25) 
Add basic configuration for stm32f411e-disco board with STM32F411VE chip
 2016-05-20 17:54:07 -06:00
Konstantin Berezenko
a2253cdd3e Add basic configuration for stm32f411e-disco board with STM32F411VE chip 2016-05-20 16:38:25 -07:00
Steve
bd3ef36eda SUMMARY 
-------
   This patch enhances networking support for the simulation under Linux.
   Includes updated support for Linux TUN/TAP, and the addition of support for
   Linux bridge devices.

CHANGES
-------
   o Check to see if the d_txavail callback is present before calling it in
     the arp send code.  This prevents a segfault when simulating the telnetd
     daemon with arp send enabled.

   o Adjust the simulation's netdriver_loop() so it will detect and respond to
     ARP requests.

   o Do not attempt to take the tap device's hardware address for use by the
     simulation.  That hardware address belongs to the host end of the link,
     not the simulation end.  Generate a randomized MAC address instead.

   o Do not assign an IP address to the interface on the host side of the TAP
     link.

   + Provide two modes: "host route" and "bridge".

   + In host route mode, maintain a host route that points any traffic for the
     simulation's IP address to the tap device.  In this mode, so long as the
     simulation's IP is a free address in the same subnet as the host, no
     additional configuration will be required to talk to it from the host.
     Note that address changes are handled automatically if they follow the
     rule of if-down/set-address/if-up, which everything seems to.

   + In bridge mode, add the tap device to the specified bridge instance.  See
     configs/sim/NETWORK-LINUX.txt for information and usage examples.  This
     enables much more flexible configurations (with fewer headaches), such as
     running multiple simulations on a single host, all of which can access
     the network the host is connected to.

   o Refresh configurations in configs/sim where CONFIG_NET=y.  They default
     to "host route" mode.

   o Add configs/sim/NETWORK-LINUX.txt

CAVEATS
-------
   - The MAC address generation code is extremely simplistic, and does not
     check for potential conflicts on the network.  Probably not an issue, but
     something to be aware of.

   - I was careful to leave it in a state where Cygwin/pcap should still work,
     but I don't have a Windows environment to test in.  This should be
     checked.

   - I don't know if this was ever intended to work with OS X.  I didn't even
     try to test it there.

NOTES
-----
   - Was able to get telnetd working and simulate nsh over telnet, but only so
     long as listen backlogs were disabled.

     There appears to be a bug in the backlog code where sockets are being
     returned in SYN_RCVD state instead of waiting until they're ESTABLISHED;
     if you perform an immediate send after accepting the connection, it will
     confuse the stack and the send will hang; additionally, the connection
     will never reach ESTABLISHED state.

     Can be worked around by adding a sleep(1) after the accept in telnetd.  I
     don't have the necessary knowledge of the IP stack to know what the
     correct fix is.
 2016-05-20 17:36:14 -06:00
Gregory Nutt
356692d70e SMP: Need to enable FPU on other CPUs as well 2016-05-20 13:35:58 -06:00
Gregory Nutt
07acd5327a SMP: Clean CPU0 D-Cache before starting new CPU; Invalidate D-Cache when new CPU started. 2016-05-20 12:39:02 -06:00
David Sidrane
916153fb75 Fix build if the config is not updated 2016-05-19 12:44:58 -10:00
Gregory Nutt
e27e87a957 Backing out part of last commit 2016-05-19 15:46:07 -06:00
David Sidrane
8fac871cc9 Adds a JTAG config and ERASE config to Kconfig to set the CCFG_SYSIO SYSIO Pins 
• SYSIO4: PB4 or TDI Assignment
0: TDI function selected.
1: PB4 function selected.
• SYSIO5: PB5 or TDO/TRACESWO Assignment
0: TDO/TRACESWO function selected.
1: PB5 function selected.
• SYSIO6: PB6 or TMS/SWDIO Assignment
0: TMS/SWDIO function selected.
1: PB6 function selected.
• SYSIO7: PB7 or TCK/SWCLK Assignment
0: TCK/SWCLK function selected.
1: PB7 function selected.
• SYSIO12: PB12 or ERASE Assignment
0: ERASE function selected.
1: PB12 function selected.

The thing I did not add is warning or compilation failure, (to save the next guy the hassle), at ALL the driver points that uses the these pins.

I did remove this

  /* To use the USART1 as an USART, the SYSIO Pin4 must be bound to PB4
   * instead of TDI
   */

  uint32_t sysioreg = getreg32(SAM_MATRIX_CCFG_SYSIO);
  sysioreg |= MATRIX_CCFG_SYSIO_SYSIO4;
  putreg32(sysioreg, SAM_MATRIX_CCFG_SYSIO);

in sam_lowputc.c in favor of an #error - because the default is an input TDI and driving it blindly to an output TXD1, would be a contention.
 2016-05-19 14:33:54 -06:00
Gregory Nutt
7f7d4e664c Completely trivial changes from review of last PR 2016-05-19 14:09:00 -06:00
Sebastien Lorquet
ef66f641e9 small fix left from stm32 2016-05-19 21:57:59 +02:00
Sebastien Lorquet
6642898ee4 Merge branch 'master' into can 2016-05-19 21:49:31 +02:00
Sebastien Lorquet
8aae953f67 CAN support for STM32L4 2016-05-19 19:13:04 +02:00
Gregory Nutt
c364faeefc SAM WDT: Rename up_wdginitialize() functions to something more appropriate for the internal OS interface. 2016-05-18 19:47:48 -06:00
Gregory Nutt
5d574549bd stm32f103-minimum: Add schematic; remove unused watchdog driver logic 2016-05-18 15:37:42 -06:00
Gregory Nutt
f454b38d6e ARMv7-A SMP: Allow CONFIG_SMP_NCPUS=1 for testing purposes 2016-05-18 09:17:02 -06:00
Gregory Nutt
72de45b7cf Merged in david_s5/nuttx/upstream_to_greg (pull request #21) 
Fixed Break changes needed CONFIG_SERIAL_TERMIOS to build
 2016-05-17 18:09:23 -06:00
David Sidrane
f444f061d6 Fixed Break changes needed CONFIG_SERIAL_TERMIOS to build 2016-05-17 14:04:51 -10:00
Gregory Nutt
5fc619eb1b Changes from review of last PR 2016-05-17 17:39:27 -06:00
Gregory Nutt
4aeb06a79d Merged in david_s5/nuttx/upstream_to_greg (pull request #20) 
Upstream_to_greg
 2016-05-17 17:30:45 -06:00
David Sidrane
bef5552eba Support BSD compatible breaks on stm32fl4 U[S]ART 2016-05-17 13:09:34 -10:00
David Sidrane
3ffe7c378f Support BSD compatible breaks on stm32f7 U[S]ART 2016-05-17 13:09:34 -10:00
David Sidrane
b11f49e7f1 Support BSD compatible breaks on stm32 U[S]ART 2016-05-17 13:09:34 -10:00
David Sidrane
55d8b0e277 Use the correct register and bit to send an STM32 non-bsd compatible break 2016-05-17 07:55:33 -10:00
Gregory Nutt
fb484a581f All GCC final arch/*/src/Makefiles: Allow --start-group and --end-group to be redefined for the case where GCC is used to link (instead of LD). Suggested by Paul Alexander Patience. 2016-05-17 10:43:15 -06:00
Gregory Nutt
0fe64839db i.MX6: Fix comparison values in system timer setup. Clock was running 3x too fast. 2016-05-17 10:08:06 -06:00
Gregory Nutt
4c08492c0f i.MX6: Fix a bit setting in the timer configuration 2016-05-17 07:21:18 -06:00
Gregory Nutt
e6728bac29 Cortex-A9 GIC: Add an interface to set interrupt edge/level trigger 2016-05-16 14:42:55 -06:00
Gregory Nutt
4feeb0c2b4 Cortex-A9 GIC: Some fixes that I don't fully understand but do indeed give me serial interrupts 2016-05-16 12:50:35 -06:00
Gregory Nutt
a0cdbcb58f Update README 2016-05-16 08:44:18 -06:00
ziggurat29
aa51ace46d initial code for USB OTG support in STM32L4. Builds, but needs debugging. 2016-05-14 08:15:48 -05:00
Gregory Nutt
a3f3cc12c0 Update some comments; Fix grammatic error in ChangeLog. 2016-05-13 17:36:08 -06:00
Gregory Nutt
faca2fb1e7 ARMv7-A/i.MX6: Add logic to handle allocation of CPU IDLE thread stacks more efficiently 2016-05-13 11:39:42 -06:00
Gregory Nutt
d14d84c1a6 ARMv7M/i.MX6: Implement CPUn n=1,2,3 startup logic 2016-05-13 09:11:55 -06:00
Gregory Nutt
e5388ad127 i.MX6: Need to set VBAR register for each CPU 2016-05-12 15:32:53 -06:00
Gregory Nutt
70782b0f14 ARMv7-A i.MX6: More SMP logic. Still untested. 2016-05-12 15:04:46 -06:00
Gregory Nutt
99e695398c Rename up_boot to arm_boot 2016-05-12 13:42:49 -06:00
Gregory Nutt
ba4ae6fdc4 Cosmetic fixes to last commit 2016-05-12 13:42:48 -06:00
David Sidrane
8a4e185c84 Kconfig edited online with Bitbucket 2016-05-12 18:50:43 +00:00
Gregory Nutt
7887b2d164 i.MX6: Add SRC register definition header file 2016-05-12 12:23:07 -06:00
Gregory Nutt
c00e3e55dc Fix several places in DMA logic where a spurious semicolon causes bad conditional logic 2016-05-11 17:42:59 -06:00
Gregory Nutt
f64f7407ba SAMDL DMAC: Fix several places in DMA logic where a spurious semicolon causes bad conditional logic 2016-05-11 17:30:04 -06:00
Gregory Nutt
f07ea1bb94 SAM (all): Fix several places in DMA logic where a spurious semicolon causes bad conditional logic 2016-05-11 17:26:59 -06:00
David Sidrane
8517a303a5 sam_xdmac.c edited online with Bitbucket 2016-05-11 23:13:24 +00:00
Gregory Nutt
f69b7d41db Merged in young-mu/nuttx/developing (pull request #15) 
Fix a bug of GPIO falling-edge interrupt for tiva
 2016-05-08 01:40:56 -06:00
Gregory Nutt
5c1c5079ea Cosmetic changes from review of last PR 2016-05-08 01:40:31 -06:00
Gregory Nutt
0143b3869a Merged in ziggurat29/nuttx/stm32l4_update_rtc_impl (pull request #14) 
Stm32l4_update_rtc_impl
 2016-05-08 01:24:09 -06:00
Young
863db15b56 Fix a bug of GPIO falling-edge interrupt for tiva 2016-05-08 13:54:51 +08:00
ziggurat29
48fc8b9dd7 problem with resetting backup domain clears clocking options set up before in *rcc.c 
use INITS flag to avoid magic reg value to detect power up reset state of rtc
correct a problem clearing interrupt flags (they weren't) which prevented an alarm from ever being used more than once per reset cycle
 2016-05-07 11:35:08 -05:00
Stefan Kolb
da1fc98a51 Fix a copy and paste error concerning the CAN driver. In the file sam_matrix.h the define SAM_MATRIX_CAN0_OFFSET is set to the wrong value. 
Error is only triggered if the global variable g_mcan0_msgram is located in RAM at an address beyond 0x20400000 + 0x0000ffff. In this case all send CAN messages have the length zero and the CAN-ID is zero as well.
 2016-05-06 04:02:28 -06:00
Gregory Nutt
050f544782 Fix typo in variable name in serial BREAK logic. Review other serial implementations for similar naming problems. 2016-05-05 11:30:47 -06:00
ziggurat29
4e57c36a8c when setting an alarm, ensure that the respective alarm triggered flag is reset, because the alarms are edge-triggered interrupts 2016-05-05 11:47:58 -05:00
ziggurat29
0d659de226 fix nasty bug in ISR handler, where interrupt was not properly acknowleged (write to CR instead of ISR, as intended). Also, minor, set the LSI prescaler values more appropriately (though not critical since LSI is so low precision anyway). 2016-05-05 11:39:19 -05:00
ziggurat29
e0371de24d correct the RTC_ALRMR_ENABLE value, it needs to ignore the date/dow component since that is not set. Also, the prescaler value for HSE (which presumes 1 MHz, anyway) had transposed digits. 2016-05-05 11:28:41 -05:00
ziggurat29
67b1f89159 address thread safety in lower half driver with a driver mutex acquired/released in public api 2016-05-05 11:22:09 -05:00
ziggurat29
273680a6e9 update RTC implementation to include the various alarm related stuff recently added to STM32 arch 2016-05-05 11:16:00 -05:00
ziggurat29
dedcbeba2e add unique id function to arch, modded board to support unique id boardctl 2016-05-03 11:09:23 -05:00
Gregory Nutt
a95e426d35 Costmetic changes from last PR 2016-04-30 09:04:38 -06:00
ziggurat29
2fe0565437 added support for HSE and MSI clocks, and auto trim of MSI to LSE (needed for USB). 2016-04-29 22:13:32 -05:00
ziggurat29
31870b22f5 booboo in config sanity check; wasn't preventing insanity 2016-04-29 07:29:17 -05:00
ziggurat29
31e7f6fd00 add configuration options to allow SRAM2 to be used for heap, or not at all, and to zero-init it on OS start, or not at all. 2016-04-26 10:12:13 -05:00
ziggurat29
1218ee5f51 bug in binding peripheral to dma channel; inverted sense of a bitmask 2016-04-25 10:27:02 -05:00
ziggurat29
8d4dccb3b9 add DMA support to QSPI; tested. Updated Kconfig to more cleanly present the options and defaults. 2016-04-24 16:28:30 -05:00
ziggurat29
0f8dc3e7b4 fixed missing DMA peripheral selection and some header defines, updated various comments to be accurate 2016-04-24 16:23:47 -05:00
Gregory Nutt
aed10e0e49 Cosmetic changes from last PR 2016-04-23 12:51:46 -06:00
Gregory Nutt
0d3a0bf603 Merged in ziggurat29/nuttx/stm32l4_qspi_004 (pull request #5) 
add QSPI memory mapped mode support.  tested.  QSPI may enter and exit memory mapped mode; while in effect, other operations (e.g. command, memory) will fail with -EBUSY.
 2016-04-23 12:46:19 -06:00
ziggurat29
8c0c70ab12 add QSPI memory mapped mode support. tested. QSPI may enter and exit memory mapped mode; while in effect, other operations (e.g. command, memory) will fail with -EBUSY. 2016-04-23 11:54:03 -05:00
Marco Krahl
8b36a83df1 stm32: fix wrong FSCM pin mapping for stm32f42x 2016-04-22 07:27:00 -06:00
Gregory Nutt
2cb52786b6 STM32F7: Add dummy stm32_spi.h header file to workaround some compilation issues. Suggest by Martin Davey. 2016-04-20 06:49:21 -06:00
Gregory Nutt
4e04b3e931 Correct configuration of GPIO pin interrupts on Kinetis K60. Fromo mrechte. 2016-04-20 06:41:51 -06:00
Gregory Nutt
b8ee28cb57 lpc4357fet256_pinconfig.h has wrong ethernet pins configuration (slow slew rate, somewhere inbuffer should be used). From Vytautas Lukenskas 2016-04-20 06:37:26 -06:00
Frank Benkert
885cd812e6 SAME70: USBHS device workaround for errata; EP7 does not support DMA on some parts 2016-04-20 06:22:04 -06:00
Gregory Nutt
8bcb5f0251 Cosmetic changes from review of last PR 2016-04-19 07:11:18 -06:00
ziggurat29
ca6cb85456 QSPI interrupt driven mode is now implemented 2016-04-19 06:55:12 -05:00
Gregory Nutt
26ba3a2b96 Cosmetic changes from review of last PR 2016-04-18 06:50:45 -06:00
Gregory Nutt
c5cce5603e Merged in ziggurat29/nuttx/stm32l4_qspi_002 (pull request #2) 
basic support for QSPI in STM32L4; verified via 'examples/media'
 2016-04-18 06:30:28 -06:00
ziggurat29
499fea73ec basic support for QSPI in STM32L4; verified via 'examples/media' 2016-04-17 21:08:25 -05:00
Gregory Nutt
aa64214877 FB: Add a display number to the framebuffer planeinfo structure 2016-04-17 10:08:27 -06:00
Gregory Nutt
46846c0c24 Framebuffer driver: Add a display number to each interface in order to support multiple displays 2016-04-14 12:23:15 -06:00
Sebastien Lorquet
bef518095f Fix the STM32L4 SPI driver. That SPI driver is quite different. They now handle frames of arbitrary size between 4 and 16 bits. It was broken before a new bit has to be set (rx fifo threshold) to handle <= 8-bit transactions. If not set, the default is 16-bit packed >=8-bit frames and the RXNE bit is never set (it is set when 16-bits are received). weird things as always. 
This also add 8-bit access routines to the data register, because a 16-bit access to the data register when the frame size is below 9 bits is interpreted as a packed dual frame exchange.
 2016-04-13 17:21:49 -06:00
Gregory Nutt
99d981c3fc Kinetis SDHC: May work queue dependencies clearer 2016-04-12 09:07:25 -06:00
Stefan Kolb
fec1931def SAMv7 Kconfig: Correct range of SAMV7_PROGMEM_NSECTORS 2016-04-11 06:21:04 -06:00
Gregory Nutt
b3a177618f Oops: Forgot to add file in previous commit 2016-04-10 09:11:50 -06:00
Kha Vo
e0a4221fe0 ARMv7-M: Add an IAR version of the test'n'set assembly file 2016-04-10 09:11:49 -06:00
Sergei Ustinov
8a5bf3c230 STM32 DAC output buffers correct enable. 2016-04-10 08:51:59 -06:00
Gregory Nutt
48106e605a Merge in arch/ submodule 2016-04-10 07:49:41 -06:00
Gregory Nutt
a031fc1a88 Remove submodules 2016-04-09 12:36:05 -06:00
Gregory Nutt
3045f4910e Update submodules 2016-04-04 10:55:25 -06:00
Sebastien Lorquet
8f15af280a Sort DMA by function; Fix one misnamed definition. 2016-04-04 09:49:44 -06:00
Gregory Nutt
dc71a47df6 RTC: Fix some configuration issues when RTC_ALARM is disabled 2016-04-04 09:24:27 -06:00
Gregory Nutt
b4fc040783 RTC: Fix some compile issues when RTC_ALARM is disabled 2016-04-04 09:24:06 -06:00
Gregory Nutt
8a076d4c09 Eliminate a warning 2016-04-04 08:30:03 -06:00
Gregory Nutt
1e4674e535 STM32 RTC alarm: Use modifyreg32 for consistency 2016-04-04 08:28:01 -06:00
Gregory Nutt
1ea7b48677 RTC lower half was missing call to F4 alarm cancel function 2016-04-04 08:23:09 -06:00
Gregory Nutt
531b9f6626 STM32 RTC alarm: remove some if 0ed out logic. 2016-04-04 08:16:53 -06:00
Gregory Nutt
19aa5880e7 STM32 RTC Alarm: Add Neil's alarm cancellation logic 2016-04-04 08:15:48 -06:00
Gregory Nutt
4fbd79d1a8 rtc.h: Needs to include signal.h and time.h to avoid compile errors in certain contexts 2016-04-03 13:35:01 -06:00
Gregory Nutt
65dc922a2e STM32 RTC: Fix compile errors for STM32 F1 2016-04-03 13:26:29 -06:00
Gregory Nutt
a44b0798e2 RTC driver: Needs to initialize state structure to zero on initalization 2016-04-03 12:40:25 -06:00
Gregory Nutt
a573617f33 Costmetic renaming 2016-04-03 12:38:02 -06:00
Gregory Nutt
ae95f6cdfd RTC: Fix some errors when RTC debug is enabled 2016-04-03 09:52:25 -06:00
Gregory Nutt
9f0df8180a STM32 RTC: Fix some errors when RTC debug is enabled 2016-04-03 09:52:08 -06:00
Gregory Nutt
6b3b12ee0a STM32 RTC: Move the logic to set a relative alarm from the low level RTC driver up higher into the RTC device driver lower half. 2016-04-03 09:22:02 -06:00
Gregory Nutt
1135ce804d RTC: Extend interface by adding a method to set the alarm relative to the current time 2016-04-02 18:18:48 -06:00
Gregory Nutt
e904d98915 STM32 RTC: Add implementation of logic to set the alarm relative to the current time 2016-04-02 18:17:46 -06:00
Gregory Nutt
1767b21d3c Update submodules 2016-04-02 17:42:00 -06:00
Gregory Nutt
a609880839 STM32 F4 RTC: Add support for setting alarm via driver 2016-04-02 17:38:19 -06:00
Gregory Nutt
d46156c2ba Merge branch 'master' of https://bitbucket.org/nuttx/arch 2016-04-02 14:48:59 -06:00
Gregory Nutt
0fccd81eff cosmetic update 2016-04-02 14:58:01 -06:00
Gregory Nutt
29f1c90b82 Eliminate a warning 2016-04-02 14:48:51 -06:00
Gregory Nutt
0723226bda RTC: Further simplications of the RTC driver interface; Add sample implem. 2016-04-02 13:55:58 -06:00
Gregory Nutt
9bc38d19d9 RTC: Further simplications of the RTC driver interface; Add sample implementation of alarms for F1 2016-04-02 13:54:18 -06:00
Gregory Nutt
5fdefa1aad Minor cleanup of STM32 alarm stuff 2016-04-02 13:11:57 -06:00
Gregory Nutt
58d6624f29 RTC: Simplify the RTC driver interface. Way too much stuff in that interface and it is not fully implemented anywhere. 2016-04-02 13:01:02 -06:00
Gregory Nutt
476301e5a4 STM32: Adapt the lower half RTC driver to the new, simplified interface 2016-04-02 12:58:47 -06:00
Neil Hancock
5ac54013d2 STM32 F4: Add a custom RTC driver 2016-04-02 10:46:10 -06:00
Gregory Nutt
ab3f9b764e Update ChangeLog 2016-04-02 08:16:28 -06:00
Aleksandr Vyhovanec
472115eda9 ARMv7-M: Add support for the IAR compiler 2016-04-02 08:14:09 -06:00
Gregory Nutt
bd2da2f543 ARMv7-M: Add toolchain option to select the IAR tools. Move ARMv7-M assembly language into a gnu/ subdirectory. Makefile selects iar/ or gnu/ directory based upon tool configuration 2016-04-02 07:53:52 -06:00
Aleksandr Vyhovanec
29ab0fb991 STM32: Add support for the IAR compiler 2016-04-02 06:58:55 -06:00
Aleksandr Vyhovanec
3770b69572 Update compiler.h to support IAR compiler 2016-04-02 06:24:36 -06:00
Frank Benkert
2234d7d8e5 SAMV7: USBHS: make the last patch also working for non-control-endpoints 2016-04-02 06:12:27 -06:00
Gregory Nutt
02978c797a i.MX6: Straighten up some glock gating 2016-04-01 14:52:17 -06:00
Gregory Nutt
84b399136e GIC: Level or edge sensitive interrupt? 2016-04-01 13:26:57 -06:00
Gregory Nutt
f698f3dcbe ARMv7-A GIC: Fix another initialization errors 2016-04-01 08:53:43 -06:00
Gregory Nutt
ddc1b88027 ARMv7-A GIC: Fix some initialization errors 2016-04-01 08:40:51 -06:00
Gregory Nutt
855c9a5225 ARMv7-A GIC: Move debug logic to a separate file; fix some errors in debug logic. 2016-04-01 06:58:49 -06:00
Gregory Nutt
37cacc6178 ARMv7 GIC: Fix some formatting errors in GIC debug output 2016-03-31 18:26:15 -06:00
Gregory Nutt
a6fff34ec6 Update TODO list 2016-03-31 18:02:51 -06:00
Gregory Nutt
70683d08bc i.MX6: Add GIC debug output 2016-03-31 17:25:04 -06:00
Frank Benkert
d1065e876f SAMV7: USBHS: Reset the TXIN bit not before new data was written or all requests are completed. 2016-03-31 14:20:36 -06:00
Sebastien Lorquet
6d96f24d98 Enable RNG interrupts only when needed. 2016-03-31 13:43:00 -06:00
Gregory Nutt
af027f2a18 Update submodules 2016-03-31 13:37:04 -06:00
Gregory Nutt
29cae97367 i.MX6: Fix several problems with peripheral pin configuration 2016-03-31 13:36:06 -06:00
Gregory Nutt
9a9566faba i.MX6 Add more debug instrumentation; Fix setting of CCM register. 2016-03-31 10:49:35 -06:00
Gregory Nutt
756e6050e4 ARMv7-A: Need to set bits in the ICDDCR to enable forwarding of interrupts 2016-03-31 09:18:55 -06:00
Gregory Nutt
12064b276a ARMv7-A: Fix an error in GIC initialization 2016-03-31 08:05:12 -06:00
Gregory Nutt
9b81319fb1 i.MX6: OCRAM should be cacheable 2016-03-31 07:25:30 -06:00
Gregory Nutt
bbbb615c31 Remove references to VSN from README; update ChangeLog 2016-03-30 18:13:45 -06:00
Gregory Nutt
eb6fbc3059 Trivial changes from review of last PR 2016-03-30 14:44:29 -06:00
Gregory Nutt
8b1bcecbb1 Merged in ziggurat29/arch/stm32l4_rtc_001 (pull request #61) 
Stm32l4_rtc_001
 2016-03-30 14:32:47 -06:00
ziggurat29
624e6c1ebe correct #define errors in the 'debug output' and 'alarms' options code paths 2016-03-30 15:25:43 -05:00
Gregory Nutt
05fe9cb393 i.MX6: Fix UART baud rate calculation 2016-03-30 13:54:56 -06:00
ziggurat29
600a9b6981 basic RTC functionality implemented 2016-03-30 14:46:36 -05:00
Gregory Nutt
84f2fcfa80 i.MX6: Fix a few UART and GPIO initialization problems. 2016-03-30 12:31:49 -06:00
Gregory Nutt
35ab1697cd CONFIG_DEV_RANDOM depends on CONFIG_ARCH_HAVE_RNG which is selected with MCU-specific RNG H/W is enabled. So correct default is y; you almost certainly want /dev/random as well. 2016-03-30 07:58:09 -06:00
Gregory Nutt
8df80e6615 Kconfigs: All RNG selections also must select ARCH_HAVE_RNG 2016-03-30 07:56:03 -06:00
Gregory Nutt
6e000dc4fa i.MX6: Need to mapping OCRAM before enabling MMU because the page table lies in OCRAM 2016-03-29 17:51:58 -06:00
Gregory Nutt
426a6dae74 i.MX6: Fix missing DRAM mapping 2016-03-29 17:16:46 -06:00
Gregory Nutt
679a26cdf8 Update some comments 2016-03-29 15:35:47 -06:00
Gregory Nutt
1c56b8dd87 Update some ARM registers for Cortex-A9 2016-03-29 11:47:35 -06:00
Michael Spahlinger
940075f629 SAMV71/SAME70: Error in UART1 Pinmapping corrected 2016-03-29 07:25:37 -06:00
Dave
f9c2f70b36 STM32L4 PWR: Fix reversed parameters in putreg32() 2016-03-29 07:19:00 -06:00
Sebastien Lorquet
8fdef878ba Minor optimization to PR #60 2016-03-29 07:13:24 -06:00
Gregory Nutt
fbaee9db34 PM: Some cosmetic updates 2016-03-27 13:37:28 -06:00
Gregory Nutt
446618a644 Misc. trivial changes from review of last PR 2016-03-27 13:15:49 -06:00
Gregory Nutt
2a54bf91e5 Merged in ziggurat29/arch/stm32l4_lse (pull request #60) 
Stm32l4_lse support
 2016-03-27 13:06:55 -06:00
Gregory Nutt
54dbec248e PM: Add domain to all PM interfaces. Internal PM data structures now handle multiple PM domains. 2016-03-27 13:03:47 -06:00
Gregory Nutt
267e20c729 PM: Add domain to all PM interfaces. Internal PM data structures now handle multiple PM domains. 2016-03-27 13:01:32 -06:00
Gregory Nutt
dea4fe5d90 PM: Add activity domain to all PM callbacks 2016-03-27 11:19:39 -06:00
Gregory Nutt
32acc35c88 PM: Add activity domain to all PM callbacks 2016-03-27 11:18:54 -06:00
ziggurat29
5bd7b7b54c add support for LSE oscillator configuration; requires also initial support of PWR control block 2016-03-27 12:07:47 -05:00
ziggurat29
cc53b25dbd fix typos in names of some LSE-related constants 2016-03-27 10:48:02 -05:00
ziggurat29
860a139ba0 trivial; update stm32l4 readme indicating things recently completed 2016-03-26 11:58:30 -05:00
Gregory Nutt
cc5a678a9e Extend boardctl() USB device control to include PL2303 serial 2016-03-25 16:01:59 -06:00
Gregory Nutt
e2b16e0cb6 Update README 2016-03-25 15:01:55 -06:00
Gregory Nutt
a52f638d7e Eliminate a warning 2016-03-25 14:59:53 -06:00
Gregory Nutt
03a31fca25 Misc costmetic changes from review of last PR 2016-03-25 14:35:35 -06:00
ziggurat29
c856bbb264 support RNG on STM32L4. add support for SAI1PLL and SAI2PLL. fix some errors in defines and configs. 2016-03-25 11:31:23 -05:00
Gregory Nutt
3886500459 Update TODO list 2016-03-24 13:10:45 -06:00
Sebastien Lorquet
b2e7f63a7b Fix for bad type in stm32l4_spi.c 2016-03-24 08:18:30 -06:00
Gregory Nutt
f0671bae2f SMP: Reorder some logic related to task exit() and restart() for logic of SMP. 2016-03-22 18:19:57 -06:00
Gregory Nutt
35707e4d48 SIM: Update scheduler implementation to match prototype changes 2016-03-22 18:18:37 -06:00
Gregory Nutt
9604ea8f42 SMP: Straighten up some scheduler locking logic -- need to REVISIT 2016-03-22 13:01:47 -06:00
Gregory Nutt
e767df5994 SIM: Add another name to the NuttX names list 2016-03-22 13:00:09 -06:00
Gregory Nutt
ccbf514233 Add task state to information recorded when a task is suspended 2016-03-21 15:24:15 -06:00
Gregory Nutt
be5b79875f Fix an error in the simulator version of up_unblock_task() 2016-03-21 15:20:14 -06:00
Andrew Tridgell
38eb8bb1b0 pipes: support FIONREAD and FIONWRITE ioctl on pipes; use semaphores for pipecommon_ioctl(). 2016-03-20 18:11:13 -06:00
Gregory Nutt
ad611e2cca Merged in paulpatience/nuttx-arch (pull request #58) 
STM32 DAC: Fix DMA support for STM32F2xxx and STM32F4xxx
 2016-03-20 15:33:55 -06:00
Paul A. Patience
2f187f8714 STM32 DAC: Fix DMA support for STM32F2xxx and STM32F4xxx 2016-03-20 17:26:40 -04:00
Gregory Nutt
748edc0445 Fix a error in the previous commit 2016-03-20 14:23:45 -06:00
Gregory Nutt
e0249bd025 STM32L4: Fix incorrect and conflicting definitions for STM32L4_NGPIOS and STM32L4_NGPIO_PORTS. Now there is only STM32L4_NPORTS. 2016-03-20 14:12:07 -06:00
Gregory Nutt
03a77c1d18 Remove most unused references to CONFIG_NET_MULTICAST. Rename other uses of CONFIG_NET_MULTICAST to avoid naming comflicts. 2016-03-20 13:16:17 -06:00
Gregory Nutt
f7d3b8147f Rename CONFIG_NET_MULTICAST to avoid name conflicts 2016-03-20 13:14:36 -06:00
Gregory Nutt
4639cdd894 TCP timeouts: Fix some logic when there are multiple network interfaces. In this case, TCP timeout events can really only being processed when the poll from the correct device is received. 2016-03-20 08:19:00 -06:00
Gregory Nutt
47b36e9de4 i.MX6: Fix uninitialized variable warning in GPIO logic 2016-03-19 13:59:50 -06:00
Gregory Nutt
1645c75d4b Update submodule 2016-03-17 17:44:19 -06:00
Gregory Nutt
2a15f73fd3 SAMV7 USB: Eliminate a warning 2016-03-17 17:43:29 -06:00
Gregory Nutt
0ff29023f1 SAMV7 USB: Fix a DMA related issue. When DMA completes with NBUSYBK greater than zero, need to way for NBUSYBK interrupt. 2016-03-17 17:43:29 -06:00
Gregory Nutt
bd846c2e72 All architectures: Register the schedule note driver if enabled 2016-03-17 17:00:59 -06:00
Gregory Nutt
242f8ff25f drivers/syslog/note_driver.c: Add a driver that will allow an application to read buffered scheduler instrumentation data 2016-03-17 14:46:00 -06:00
Gregory Nutt
82c58eb609 SIM: Register the schedule note driver if enabled 2016-03-17 14:43:29 -06:00
Gregory Nutt
78e053565b Update submodule 2016-03-17 09:50:53 -06:00
Gregory Nutt
8fbe5b6243 sim: Omit built-in scheduler imstrumentation if buffered instrumentation is selected. 2016-03-17 09:50:33 -06:00
Gregory Nutt
e879d0f423 Move scheduler instrumentation hooks out of sched.h (where they seem like application interfaces) and into nuttx/sched.h where it is clare that these are OS internal interfaces. 2016-03-16 11:00:31 -06:00
Gregory Nutt
b1c09dc0c5 i.MX6: Hmm.. I think the i.MX6 Solo Lite has global and private timers. Note cleare from the reference manual 2016-03-16 10:54:55 -06:00
Gregory Nutt
e1ff2af690 All i.MX6 family members have GIC 390; SoloLite does not seem to have MPCore timers 2016-03-14 13:41:53 -06:00
Gregory Nutt
dcc93a7a44 Make it clear that GIC support is GICv2 2016-03-14 10:50:54 -06:00
Gregory Nutt
266980b828 Upate submodules 2016-03-13 10:13:01 -06:00
Gregory Nutt
41b3af52b7 i.MX6: Revamp GIC initialization logic; add missing register bit definitions and initialization of GIC control register for secure cases 2016-03-13 10:12:45 -06:00
Gregory Nutt
2225940155 SMP: Add per-CPU initialization logic 2016-03-13 07:16:56 -06:00
Gregory Nutt
411cf0ba1f SMP: Add per-CPU initialization logic 2016-03-13 07:16:26 -06:00
Gregory Nutt
79c1fa5bd7 SMP: Simplified SMP interfaces 2016-03-12 15:29:33 -06:00
Gregory Nutt
2b2f157569 Forgot to add a file before last commit 2016-03-12 15:28:58 -06:00
Gregory Nutt
6288e381ee Conform to revised SMP interfaces. Improve i.MX6 SMP startup handshake. 2016-03-12 15:22:45 -06:00
Gregory Nutt
320b70ebad Update submodules 2016-03-12 13:24:38 -06:00
Gregory Nutt
8ad1188fe5 i.MX6: Finish initial cut at all SMP support 2016-03-12 13:23:49 -06:00
Gregory Nutt
a193e669d1 Update submodules 2016-03-12 11:47:23 -06:00
Gregory Nutt
9addc363f5 i.MX6 no longer depends on EXPERIMENTAL 2016-03-12 11:46:53 -06:00
Gregory Nutt
11f3554153 i.MX6: Kconfg needs to autoselect ARCH_HAVE_TRUSTZONE 2016-03-12 11:40:27 -06:00
Gregory Nutt
cbe7321508 i.MX6: Finish GIC initialization 2016-03-12 11:38:16 -06:00
Gregory Nutt
08fa7a0c6b Rename CONFIG_SAMA5_HAVE_TRUSTZONE to CONFIG_ARCH_HAVE_TRUSTZONE; Eliminate CONFIG_SAMA5_SECURE; Add CONFIG_ARCH_TRUSTZONE_SECURE 2016-03-12 10:53:22 -06:00
Gregory Nutt
a1ee5ae6e5 EFM32 Serial: Fix typo in initializer. Noted by Pierre-noel Bouteville 2016-03-12 08:53:41 -06:00
Gregory Nutt
a74c19bbae SIM: Add TLS support to to the simulator 2016-03-11 14:03:27 -06:00
Gregory Nutt
4d484399a9 ARM: Remove some obsolete and incorrect conditional compilation 2016-03-11 12:42:58 -06:00
Gregory Nutt
8cff133a1c Update submodules 2016-03-11 12:31:44 -06:00
Michael Spahlinger
faa0c4f1ca SAMV7: MCAN: Correct typo in MCAN0 configuration 2016-03-11 12:30:57 -06:00
Gregory Nutt
4e07680554 TLS: Forgot to add a file before last commit 2016-03-11 12:30:04 -06:00
Gregory Nutt
87e7e135ba i.MX6: GIC decode and prioritization logic 2016-03-11 09:49:00 -06:00
Gregory Nutt
bc0fb5453a i.MX6: A little more GIC initialization logic 2016-03-11 09:00:49 -06:00
Gregory Nutt
24468128de TLS: Simplify 2016-03-11 07:17:32 -06:00
Gregory Nutt
1909dc8239 TLS: Move up_tls_info() to an inline function. Simplify TLS implementation. 2016-03-11 07:17:02 -06:00
Gregory Nutt
934069e422 TLS: Add logic to get/set arbitrary TLS values 2016-03-10 19:31:22 -06:00
Gregory Nutt
78e4ca2bc7 ARM: Partial implementation of TLS 2016-03-10 19:29:21 -06:00
Gregory Nutt
d69dc04d96 TLS: Fix an error in a macro 2016-03-10 18:10:44 -06:00
Gregory Nutt
5445a1af83 Add a common ARM implementation of up_tls_info() 2016-03-10 18:10:17 -06:00
Gregory Nutt
0929c8b1d7 Update submodules 2016-03-10 15:58:39 -06:00
Gregory Nutt
a9b880a02b STM32L4: Fix a small error that prevent a clean compilation 2016-03-10 15:58:08 -06:00
Gregory Nutt
3d6519a223 Implement Cortex-A9 up_cpu_index() using the MPIDR register. Thanks Alan. 2016-03-10 14:02:58 -06:00
Gregory Nutt
30b6ee96c9 Add basic definitions for TLS support 2016-03-10 11:56:33 -06:00
Sebastien Lorquet
1e5c4a83de Add stm32L4 I2C driver 2016-03-10 11:00:41 -06:00
Gregory Nutt
4a22542091 Update ChangeLog 2016-03-10 10:10:25 -06:00
Gregory Nutt
8e66043d7a Rename current_regs in STM32L4 for consistency with other platforms 2016-03-10 10:08:40 -06:00
Sebastien Lorquet
f4f03e6f02 Add port to the stm32L4 2016-03-10 09:59:16 -06:00
Gregory Nutt
a94febb551 MPCore: Fix missing header file inclusion; Add GIC-based implementations of up_enabable_irq(0 and up_disable_irq() 2016-03-10 08:37:34 -06:00
Gregory Nutt
ea48809fff Update ChangeLog 2016-03-10 07:14:10 -06:00
Gregory Nutt
5c75f83b55 ARMv7-A GIC: Add definitions for shared interrupt IDs 2016-03-10 07:13:40 -06:00
Gregory Nutt
6a056479d2 Add a some missing FAR in shared header files 2016-03-09 18:12:41 -06:00
Gregory Nutt
4a8ac55c9d All SAM TWI: g_twiops should be both static and const 2016-03-09 18:11:55 -06:00
Gregory Nutt
400aead74a i.MX6: Add definitions for private processor interrupt IDs 2016-03-09 18:11:28 -06:00
Gregory Nutt
760fb63f33 Update README/TODO with new naming 2016-03-09 17:39:43 -06:00
Gregory Nutt
51be83aa3a ARM: Fix missing header file. Update comments in all *_irq.c files. 2016-03-09 15:08:58 -06:00
Gregory Nutt
4d4f54a789 Rename current_regs to g_current_regs; For ARM, g_current_regs needs to be an array to support multiple CPUs 2016-03-09 13:41:48 -06:00
Frank Benkert
611fb04449 BlockToCharDev: increase sectorsize to 32 bit 2016-03-09 12:44:56 -06:00
Gregory Nutt
7b0a696498 i.MX6: Add a system timer based on the i.MX6 GPT 2016-03-09 12:16:44 -06:00
Gregory Nutt
725e6878c4 i.MX6: Finish bit definitions in GPT header file 2016-03-09 09:31:36 -06:00
Gregory Nutt
80dce6dba1 i.MX6: Add incomplete GPT header file 2016-03-09 09:08:01 -06:00
Gregory Nutt
613786ff3d ARMv7-A: Add global timer header file 2016-03-09 08:36:22 -06:00
Stefan Kolb
fde277a388 Missing parentheses in MSEC2TICK macro can lead to incorrect conversions 2016-03-09 07:24:16 -06:00
David Sidrane
a2052d006c Fix what I believe to be typos in SAMV7 timer 2016-03-08 17:26:01 -06:00
David Sidrane
72eef9f628 Ensure that CONFIG_ARMV7M_STACKCHECK works on the samv7 2016-03-08 17:22:07 -06:00
Gregory Nutt
fea11c002a Build system: Add 'make oldconfig' target. Use this option in tools/testbuild.sh. Add --silent option to tools/refresh.sh so that it can be run in batch without human interaction 2016-03-08 16:50:58 -06:00
Gregory Nutt
85a7ca1ddd i.MX6: Fill in some 'Missing logic' that depended on CCM definitions. Correct confusion with boot media configuration. 2016-03-08 16:49:09 -06:00
Gregory Nutt
624601dc2b Update submodules 2016-03-08 14:25:05 -06:00
Gregory Nutt
88d8a81b23 tools/testbuild.sh: kconfig-conf was silently failing because (1) it needs to execute from the top-level NuttX directory and (2) apps/Kconfig does not yet exist 2016-03-08 14:12:44 -06:00
Gregory Nutt
145853a930 i.MX6: Complete CCM header file 2016-03-08 13:54:43 -06:00
Frank Benkert
73de0d9114 SAMV7: TWIHS: Correct Error Handling 2016-03-08 06:47:22 -06:00
Frank Benkert
945e137382 SAMV7: TWIHS: Correct timeout calculation; correct some issues with Multi-Message-Transfer 2016-03-08 06:44:41 -06:00
Gregory Nutt
c13cb0f839 Update submodules 2016-03-07 16:14:52 -06:00
Gregory Nutt
f46298105a i.MX6: Add skeleton clockconfig file. Fix some naming problems. Add some warnings. 2016-03-07 16:14:13 -06:00
Gregory Nutt
0d7edfd370 i.MX6: Add CCM header file 2016-03-07 15:01:38 -06:00
Gregory Nutt
3b1812b50f i.MX6 UART: Update periperal clock logic; Remove use of UART bits from i.MX1 that don't exist in i.MX6 2016-03-07 14:08:53 -06:00
Gregory Nutt
912008a883 i.MX6: Finish off some missing IOMUXC register bit definitions 2016-03-07 12:22:27 -06:00
Gregory Nutt
012f1c0e90 i.MX6: Some fixes for compiling imx_lowput.c. Still some missing clocking definitions. 2016-03-07 09:02:29 -06:00
Gregory Nutt
a67de9ce24 i.MX6: Add imx_lowputc.c; repartition some serial logic 2016-03-07 08:21:03 -06:00
Gregory Nutt
1992d57294 i.MX6: Add pin multiplexing header file 2016-03-06 21:30:37 -06:00
Gregory Nutt
93b6543a1f Update submodules 2016-03-06 16:20:04 -06:00
Gregory Nutt
dd7a4fb6a4 i.MX6: Modify encoding of GPIOs; add support for peripherals 2016-03-06 16:19:14 -06:00
Gregory Nutt
be594b8932 i.MX6 Add more IOMUX logic 2016-03-06 15:44:54 -06:00
Gregory Nutt
9b5e88af71 Update some comments 2016-03-06 13:50:26 -06:00
Gregory Nutt
2b0124b9f2 i.MX6: Add a little more GPIO/IOMUX logic 2016-03-06 13:49:34 -06:00
Gregory Nutt
cbf7401dfb i.MX6 GPIO: Add IOMUXC logic to set pin as a GPIO 2016-03-06 12:24:24 -06:00
Gregory Nutt
0f825eed3d i.MX6: Add PADCTL register offsets 2016-03-06 09:37:43 -06:00
Gregory Nutt
af76adf06f i.MX6: Simply some IOMUXC naming 2016-03-06 08:54:45 -06:00
Gregory Nutt
dd27fce4eb Remove some whitespace at the end of the line 2016-03-05 09:18:30 -06:00
Gregory Nutt
56eebbbfe1 i.MX6: Add some basic, incomplete GPIO controls 2016-03-05 09:16:08 -06:00
Gregory Nutt
d938c1cd8c SAMV7: Use sem_reset() instead of sem_init() to set a semaphore count 2016-03-05 07:44:18 -06:00
Gregory Nutt
5d63cd85c7 sched/semaphore: Add an internal interface to reset a semaphore count. 2016-03-05 07:33:24 -06:00
Gregory Nutt
5c881e6d2e i.MX6: minor updates to last commit 2016-03-04 18:44:30 -06:00
Gregory Nutt
5100e7a623 i.MX6: Add some preliminary definitions to handle other family members 2016-03-04 18:43:16 -06:00
Gregory Nutt
f41189d828 i.MX6: Add IOMUXC header file 2016-03-04 16:19:34 -06:00
Frank Benkert
2297fdb714 SAMV71 and SAME70: Place the Main Oscillator Enable in the board.h 2016-03-04 12:31:54 -06:00
Gregory Nutt
88f0d35bce i.MX6: Add high-level GPIO header file 2016-03-04 12:27:11 -06:00
Gregory Nutt
910e649616 Add a debug assertion for logic error in previous commit 2016-03-04 10:28:13 -06:00
Frank Benkert
a115e13e06 SAMV7 MCAN: use FIFO mode instead of QUEUE mode; improve error reporting 
When using QUEUE mode sometimes the counting semaphore indicates there is no space left in the TX buffers, but in fact there is.  This leads to a situation, where all TX buffers are empty and the driver
still waits for space in the buffers.  The switch from QUEUE mode to FIFO mode is just a workarround to make the semaphore counting self repairing.

The Error reporting is changed due to some Error Interrupts not reporting states, they are reporting state changes. To keep this into Account the static Error conditions like WARNING, PASSIVE or BUS_OFF are filled in
every time.
 2016-03-04 10:15:35 -06:00
Gregory Nutt
7fd57d1591 Some fixes to last commit 2016-03-04 08:20:28 -06:00
Gregory Nutt
7887971ea5 i.MX6: Add GPIO header file 2016-03-04 08:17:13 -06:00
Gregory Nutt
f74d2a9f51 i.MX1: Rename imx_boardinitialize to imx_board_initialize 2016-03-03 16:42:07 -06:00
Gregory Nutt
16e93f5d41 i.MX6: Bring i.MX1 serial driver into i.MX6. Basically the same IP but does not yet compile due to some small differences, missign GPIO configuration logic, and missing clocking logic 2016-03-03 16:31:56 -06:00
Gregory Nutt
bff9eaab1e i.MX6: Add UART header file 2016-03-03 15:11:26 -06:00
Gregory Nutt
c404eae718 Costmetic update to comments 2016-03-03 09:12:13 -06:00
Gregory Nutt
3a14a4c4c6 i.MX6: Put in basic framework for interrupt handling 2016-03-03 08:50:56 -06:00
Gregory Nutt
a0783791a9 GIC: Fix some name collisions and naming inconsistencies 2016-03-03 08:50:25 -06:00
Gregory Nutt
c75e594350 SAMV7 USBHS Device: Reorder some interrupt handling logic to avoid losing an interrupt and to avoid a race condition 2016-03-02 14:58:17 -06:00
Gregory Nutt
52d499ba33 ARMv7-A: Add hooks for some common GIC logic 2016-03-02 14:56:54 -06:00
Gregory Nutt
5703f72a94 i.MX6: Add some boot logic. Mostly just cloned from the SAMA5D 2016-03-02 12:59:41 -06:00
Gregory Nutt
bed5aa8731 Add IMX_NCPUS to i.MX6 chip.h file 2016-03-02 10:28:09 -06:00
Gregory Nutt
0270530f75 Cosmetic change to spacing 2016-03-01 14:42:13 -06:00
Gregory Nutt
8899cef78e Update submodules 2016-03-01 14:19:06 -06:00
Gregory Nutt
b466f18daf i.MX6: Some fixes for early compile issues 2016-03-01 14:15:43 -06:00
Gregory Nutt
480eab8423 Update ChangeLog 2016-03-01 12:59:12 -06:00
Gregory Nutt
db61cdefe7 Merge branch 'master' of bitbucket.org:nuttx/arch 2016-03-01 12:56:58 -06:00
Gregory Nutt
c05ae8ee99 i.MX6: Add basic memory map tables 2016-03-01 12:56:36 -06:00
Gregory Nutt
db331d47dd ARMv7-A: Clean up some kruft in gic.h 2016-03-01 12:55:48 -06:00
Gregory Nutt
2cafb5cf6c ARMv7-A: Clean up some kruft in gic.h 2016-03-01 12:55:39 -06:00
Gregory Nutt
52d777fa8d Merged in paulpatience/nuttx-arch/stm32f469 (pull request #56) 
STM32: Add support for STM32F46xxx
 2016-03-01 11:53:07 -06:00
Gregory Nutt
f552aa3ee8 Merged in paulpatience/nuttx-arch/stm32f30xxx_pinmap (pull request #55) 
STM32: Rename STM32F30xxx ADC pins to be more consistent
 2016-03-01 11:38:44 -06:00
Paul A. Patience
099990f3da STM32: Add support for STM32F46xxx 2016-03-01 12:18:07 -05:00
Paul A. Patience
221b49cf05 STM32: Rename STM32F30xxx ADC pins to be more consistent 2016-03-01 09:55:59 -05:00
Gregory Nutt
a496c9e755 i.MX6: Make naming of MPCore address regions consistent 2016-03-01 08:38:13 -06:00
Gregory Nutt
f2eb90cd1c i.MX6: Add definition of base address of ARM multi-core registers 2016-03-01 08:26:30 -06:00
Gregory Nutt
6949ff553b ARMv7-A: Revamp gic.h. Add mpcore.h 2016-03-01 08:21:26 -06:00
Gregory Nutt
bb62237c80 ARMv7-A: gic.h: Use register names from MPCore spec 2016-02-29 19:25:59 -06:00
Gregory Nutt
1fdc8db30c ARMv7-A: Add GIC register definition header file 2016-02-29 18:13:51 -06:00
Gregory Nutt
fe7331900c i.MX6 add dummy chip.h header files 2016-02-29 14:08:16 -06:00
Gregory Nutt
c02ede8fa0 Update README 2016-02-29 13:18:42 -06:00
Gregory Nutt
0d54cfa7ad i.MX6: Some tweaks to the Kconfig files 2016-02-29 13:17:18 -06:00
Gregory Nutt
ad69f9d045 i.MX6: Add memory map header file 2016-02-29 12:26:21 -06:00
Gregory Nutt
4e5b80f4a6 Update submodules 2016-02-28 15:32:58 -06:00
Gregory Nutt
a0cdd1ddb1 Add a rudimentary arch/arm/src/imx6 directory for the i.MX6 family 2016-02-28 15:32:36 -06:00
Gregory Nutt
75973db9cc Change name IMX to IMX1 in configuration variable names to make room for i.MX6 2016-02-28 15:18:43 -06:00
Gregory Nutt
4ad08a2d85 Update ChangeLog 2016-02-28 14:17:39 -06:00
Gregory Nutt
0a9920a87a i.MX6: Add IRQ header file 2016-02-28 14:07:53 -06:00
Gregory Nutt
300edb9b0f Update ChangeLog 2016-02-27 10:37:42 -06:00
Gregory Nutt
74e5336b39 Rename the imx/ directories to imx1/ to make room in the namespace for other members of the i.MX family 2016-02-27 10:29:24 -06:00
Gregory Nutt
1ed1765e1a sys/socket.h: Add IEEE802.15-4 protocol family 2016-02-25 08:19:10 -06:00
Frank Benkert
2980985933 SAMV7 SPI: Revise support for Peripheral Chip Select Decoding to address up to 15 slaved 2016-02-25 08:13:33 -06:00
Gregory Nutt
f1a196cd40 Revert "SAMV7 SPI: Add support for Peripheral Chip Select Decoding to address up to 15 slaved" 
This reverts commit 733010246bc55e28b8c99bc13798955a207c9860.
 2016-02-25 08:05:39 -06:00
Gregory Nutt
bcbd8ee964 Networking: Cosmetic change 2016-02-24 19:02:51 -06:00
Gregory Nutt
0da57e1b53 It is too late to be doing this... Fix the spacing error introduced with the second correction to the spelling error 2016-02-24 17:56:40 -06:00
Gregory Nutt
29297da2a7 Another spelling error 2016-02-24 17:55:30 -06:00
Gregory Nutt
550e0f945b STM32 I2C: Fix some spelling; duplicate I2C reset fix on other variants of the driver 2016-02-24 16:45:45 -06:00
David Sidrane
3b871c4fa2 No really removed spaces 2016-02-24 22:23:39 +00:00
David Sidrane
052b45db0a Added spacing back 2016-02-24 22:21:07 +00:00
Gregory Nutt
d19e9cc448 networking: cosmetic changes 2016-02-24 16:10:20 -06:00
David Sidrane
aa6968dcd5 Ensures frequency is updated on reinitalized bus 2016-02-24 12:02:11 -10:00
Frank Benkert
c263fe1c8b SAMV7 SPI: Add support for Peripheral Chip Select Decoding to address up to 15 slaved 2016-02-24 13:47:15 -06:00
Gregory Nutt
0682671ffe Update Kconfig help comments 2016-02-23 06:38:51 -06:00
Gregory Nutt
9c9107171d Fix Kconfig help comments 2016-02-23 06:38:29 -06:00
Gregory Nutt
11d17572a1 Update Kconfig help comments 2016-02-23 06:37:44 -06:00
Gregory Nutt
c620b321b1 FAT: Add a new configuration option to decouple the logic that retries the direct transfer from the logic that enables DMA memory allocators. 2016-02-22 18:25:58 -06:00
Gregory Nutt
52d4bb24b5 Cosmetic: Remove some harmless kruft left in last commit 2016-02-22 16:58:42 -06:00
Gregory Nutt
d493e13792 Missed a couple of places in the last commit 2016-02-22 16:52:26 -06:00
Gregory Nutt
08f0086771 SAMV7 HSCMI: Don't assert of the data buffer is unaligned. Instead, return -EFAULT. This will allow the FAT file system to utilize the CONFIG_FAT_DMAMEMORY option and fix the problem from the file system 2016-02-22 16:44:33 -06:00
Gregory Nutt
7c44444883 FAT: Add an option to force all transfers to be performed indirectly through the FAT file system's internal sector buffers 2016-02-22 16:26:04 -06:00
Gregory Nutt
1446784fbd Cosmetic: Improve some comments; correct some code indentation. 2016-02-22 15:43:58 -06:00
Gregory Nutt
557756c8b4 Improve a debug assertion 2016-02-22 15:02:07 -06:00
Gregory Nutt
9e9c50a1a3 SAMV7 HSMCI: Add a configuration otpion to allow HSMCI to handle unaligned I/O buffers 2016-02-22 14:52:24 -06:00
Gregory Nutt
07bde1fd73 Missing semicolon in prototype 2016-02-22 13:40:27 -06:00
Gregory Nutt
bc0648119e Update submodules 2016-02-22 09:09:24 -06:00
Michael Spahlinger
96f3d618a1 SAMV7: Add CHIP ID and RSTC header file 2016-02-22 09:08:39 -06:00
Gregory Nutt
0fb035f76b Standardize some naming in code section comments 2016-02-21 18:09:04 -06:00
Gregory Nutt
9c63736c98 Standard some naming if code sectino comments 2016-02-21 18:06:09 -06:00
Gregory Nutt
c6a0f284e4 Remove comments before empty sections in C files 2016-02-21 14:19:01 -06:00
Gregory Nutt
143d287f11 Fix some missing header file inclusions and a misplaced semi-colon from recent commits 2016-02-21 11:27:55 -06:00
Gregory Nutt
9b3651f7a9 Remove comments before empty sections in C files 2016-02-21 11:26:43 -06:00