Gregory Nutt
|
e86f940374
|
SVC is the preferred mnemonic vs. SWI for cortex A
|
2014-01-05 16:21:41 -06:00 |
|
Gregory Nutt
|
1705b3f894
|
Fix some missing parameters in macros
|
2013-12-22 16:29:36 -06:00 |
|
Gregory Nutt
|
d28622a628
|
Replace explicit hex MMU value with definition
|
2013-12-18 12:47:43 -06:00 |
|
Gregory Nutt
|
9462db3d3c
|
A10: Extend register debug logic
|
2013-12-18 11:26:48 -06:00 |
|
Gregory Nutt
|
b48685b34b
|
Cortex-A: Fix start-up cache invalidation logi
|
2013-12-18 09:01:43 -06:00 |
|
Gregory Nutt
|
9ab637d218
|
Remove executable mode bits
|
2013-11-17 08:27:11 -06:00 |
|
Gregory Nutt
|
77c2cf2aa8
|
Cosmetic changes to comments and README files
|
2013-12-16 13:48:20 -06:00 |
|
Gregory Nutt
|
05d6d3c252
|
Trivial updates to comments and README files
|
2013-12-16 11:13:55 -06:00 |
|
Gregory Nutt
|
ccd5763003
|
Review Cortex-A9 CP15 registers and update register definitions
|
2013-12-16 10:23:29 -06:00 |
|
Gregory Nutt
|
0ef05b06d7
|
ARMv7-A: If the page table does not like in same address range as .text and primary RAM, then we will need to set up an additional mapping for the page table at boot time.
|
2013-12-16 08:26:07 -06:00 |
|
Gregory Nutt
|
04de5c4452
|
Port IDLE/interrupt stack coloration to ARM and ARMv7-A architectures
|
2013-11-01 15:30:18 -06:00 |
|
Gregory Nutt
|
b8085906b9
|
Extend stack debug logic to include IDLE and interrupt stacks. Also color the heap as well. Based on suggestions from David Sidrane
|
2013-11-01 11:16:51 -06:00 |
|
Gregory Nutt
|
98ffd096a0
|
SAMA5 LCDC: Correct how framebuffer memory was being mapped; Remove options to get framebuffer memory in various. Because of the mapping and aligment requirements, those options really cannot be supported
|
2013-10-13 13:08:05 -06:00 |
|
Gregory Nutt
|
245f5ad32d
|
Slightly improved debug output
|
2013-09-24 13:47:03 -06:00 |
|
Gregory Nutt
|
b2e3a95565
|
Un-neccesary, cosmetic changes to label names and comments
|
2013-09-22 08:54:06 -06:00 |
|
Gregory Nutt
|
d1ac44242f
|
ARMv7-A: Fix some error in alignment to cache line boundaries in the cache operations
|
2013-09-21 15:47:00 -06:00 |
|
Gregory Nutt
|
c9050ae5fd
|
ARMv7-A: Clarify end address paramet in cache operations: It is the end+1 address, not the end address
|
2013-09-21 12:16:34 -06:00 |
|
Gregory Nutt
|
56f9092a87
|
Fix all occurrences of "the the" in documentation and comments
|
2013-08-27 09:40:19 -06:00 |
|
Gregory Nutt
|
b00d72a7f2
|
SAMA5: More MMU-related changes to properly initialize SDRAM
|
2013-08-02 11:11:57 -06:00 |
|
Gregory Nutt
|
35c3a49e1c
|
ARMv7-A: Map all of .text, .bss, .data., stacks before enabling the MMU and caching. This is simpler and avoids fears I have about caching
|
2013-08-01 10:05:33 -06:00 |
|
Gregory Nutt
|
f0e6d4f101
|
ARMv7-A: Separate CONFIG_PAGING start-up logic into a different startup file. Too much conditional compilation.
|
2013-08-01 07:41:00 -06:00 |
|
Gregory Nutt
|
db20c5fc43
|
Fix Cortex-A CPSR register field definition
|
2013-07-30 19:05:24 -06:00 |
|
Gregory Nutt
|
16371b50e4
|
ARMv7-A: Add cp15_disable_dcache(); SAMA5: nor_main.c no disables MMU and caches; Should not remap ISRAM to address 0x0 unless we booted into ISRAM
|
2013-07-30 13:20:33 -06:00 |
|
Gregory Nutt
|
547f9be80f
|
SAMA5: More cache and mmu inline utility functions
|
2013-07-29 19:57:15 -06:00 |
|
Gregory Nutt
|
95998c715f
|
SAMA5: Separate cache operations into separate files
|
2013-07-29 18:38:02 -06:00 |
|
Gregory Nutt
|
f658bcdb13
|
Changes to ARMv7-A boot logic to handle the case where we execute out of NOR FLASH
|
2013-07-29 17:54:56 -06:00 |
|
Gregory Nutt
|
27a9da98f4
|
SAMA5: Add file structure to support board-specific initialization of NOR flash
|
2013-07-29 07:41:53 -06:00 |
|
Gregory Nutt
|
65c8abddb8
|
SAMA5: The ostest configuration have been converted to run out of NOR flash. There is more to be done, however
|
2013-07-28 15:07:35 -06:00 |
|
Gregory Nutt
|
7dfabf3507
|
SAMA5: Correct a clock configuration bug; clarify some MMU memory types
|
2013-07-28 12:44:06 -06:00 |
|
Gregory Nutt
|
f191ac94c0
|
SAMA5: Correct vector mapping
|
2013-07-28 09:44:11 -06:00 |
|
Gregory Nutt
|
9a5311296f
|
Removed unused ARMv7-A cache function
|
2013-07-27 14:03:02 -06:00 |
|
Gregory Nutt
|
ae6ed8ca52
|
SAMA5: Fix heap allocation bugs
|
2013-07-27 11:28:31 -06:00 |
|
Gregory Nutt
|
3d16c9afc7
|
SAMA5 page table is cached; need to flush the cache each time that the page table is updated
|
2013-07-27 09:27:37 -06:00 |
|
Gregory Nutt
|
87af1517ed
|
Correct an error in Cortex-A5 intermediate MMU mapping
|
2013-07-26 17:26:53 -06:00 |
|
Gregory Nutt
|
14093ef76a
|
Add a hello world configuration to help with the SAMA5 bringup
|
2013-07-26 15:28:01 -06:00 |
|
Gregory Nutt
|
2f772c84fd
|
Finally... renamed all CONFIG_DRAM_ settings to CONFIG_RAM_
|
2013-07-26 10:09:17 -06:00 |
|
Gregory Nutt
|
f87963accd
|
SAMA5: If the page table is in high memory, make sure that it is excluded from the heap
|
2013-07-26 09:16:46 -06:00 |
|
Gregory Nutt
|
696f6d0482
|
Misc Cortex-A5 MMU-related fix -- still does not boot
|
2013-07-25 16:37:55 -06:00 |
|
Gregory Nutt
|
d1be1e6698
|
Fix an uninitialized register error that crept into the ARM9 start up code many years ago and was recently cloned into the Cortex-A5. Obviously no on has used NuttX with ARM9 for years
|
2013-07-24 20:12:04 -06:00 |
|
Gregory Nutt
|
f337f3a977
|
Fix SAMA5 vector linking issue
|
2013-07-24 12:51:42 -06:00 |
|
Gregory Nutt
|
213780bc43
|
Update SAMA5D3x-EK board configuration to support on-board UART connections, LEDs, and push buttons
|
2013-07-24 12:27:12 -06:00 |
|
Gregory Nutt
|
a81abd3514
|
Improve Cortex-A5 context switching so that a little less copying is done
|
2013-07-24 07:47:51 -06:00 |
|
Gregory Nutt
|
2e8fcc7229
|
ARMv7-N: Fix a copy error introduced in the previous check-in
|
2013-07-23 19:09:17 -06:00 |
|
Gregory Nutt
|
cb3f394d53
|
Improve some ARMv7-A/M floating point register save time; Add floating point register save logic for ARMv7-A
|
2013-07-23 17:52:06 -06:00 |
|
Gregory Nutt
|
9e24c4fcd5
|
ARMv7-A: Need 8-byte stack alignment when callign C code from interrupt handlers. This change needs to be ported to other ARM architectures as well
|
2013-07-23 14:47:16 -06:00 |
|
Gregory Nutt
|
fb8a7a91fb
|
SAMA5 interrupt handling logic
|
2013-07-22 11:54:39 -06:00 |
|
Gregory Nutt
|
ca9b52b07f
|
SAMA5/Cortex-A: Improve irqsave/restore inlines + add irqenable. Add skeleton file for SAMA5 interrupt management. Also change from last commit that was left in the editor
|
2013-07-21 17:08:40 -06:00 |
|
Gregory Nutt
|
0b46176b43
|
A few more Cortex-A5 and SAMA5 files
|
2013-07-21 12:52:38 -06:00 |
|
Gregory Nutt
|
0d9250fae5
|
Misc Cortex-A5 changes include new file for cache operations
|
2013-07-20 13:06:00 -06:00 |
|
Gregory Nutt
|
6f0e07d071
|
A few more SAMA5D3 files
|
2013-07-19 17:45:28 -06:00 |
|
Gregory Nutt
|
c294e9b374
|
More ARMv7-A files that are just copies of the ARMv4/5 files for now
|
2013-07-19 11:43:04 -06:00 |
|
Gregory Nutt
|
28a90ba46d
|
Some initial frame for Cortex-A5 support. No much yet
|
2013-07-18 15:20:47 -06:00 |
|