sergiotarxz/nuttx
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
3,259 Commits 1 Branch 0 Tags 291 MiB
e40cc00b06
Commit Graph

3259 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Gregory Nutt
8710cd4352 SAMA5: Hook in timer/counter logic so that it can driver periodic ADC sampling 2013-10-24 12:35:42 -06:00
Gregory Nutt
9f5b9c20fe STM32 PWM and ADC: Add some bits that should have been cleared. From Martin Lederhilger 2013-10-24 08:27:09 -06:00
Gregory Nutt
eb648c585b Add support for the STM32F207ZE chip. From Martin Lederhilger 2013-10-24 08:25:05 -06:00
Gregory Nutt
df0fc71210 Remove carriage returns from SAMA5 TC files just commited 2013-10-23 15:39:00 -06:00
Gregory Nutt
22d7fae119 SAMA5 Timer/counter library 2013-10-23 14:53:37 -06:00
Gregory Nutt
7692af99b6 STM32 F1 DAM fix from David Sidrane 2013-10-23 14:05:26 -06:00
Gregory Nutt
6a4ffaca12 SAMA5 CAN: Update readme on how to configure CAN 2013-10-23 11:32:12 -06:00
Gregory Nutt
13e074c5d4 Update Changelog 2013-10-23 09:13:28 -06:00
Gregory Nutt
856355668c SAMA5 CAN: Driver is now code complete but still untested 2013-10-22 15:47:52 -06:00
Gregory Nutt
46b0349408 SAMA5: Beginning of a CAN driver 2013-10-21 15:52:23 -06:00
Gregory Nutt
2edc58e383 SAMA5 CAN: Add register definition file 2013-10-21 12:22:27 -06:00
Gregory Nutt
f890af8e53 SAMA5 TC: Add timer/counter register definition file 2013-10-20 14:47:02 -06:00
Gregory Nutt
84973e9956 SAMA5 TRNG: /dev/random appears to be functional 2013-10-20 12:08:39 -06:00
Gregory Nutt
386daa25ca SAMA5 TRNG: Add a /dev/random driver based on the SAMA5D3 TRNG peripheral 2013-10-20 11:38:31 -06:00
Gregory Nutt
1e2c37c04f SAMA5 WDT driver is now functional 2013-10-20 09:24:30 -06:00
Gregory Nutt
fe425e18a6 SAMA5 WDT: Miss watchdog fixes 2013-10-20 08:24:05 -06:00
Gregory Nutt
7a1d5866e5 SAMA5: Initial WDT timer (untested) 2013-10-19 12:26:47 -06:00
Gregory Nutt
49b3366eff SAMA5: Hook RTC into build system; Finish RTC alarm logic; Verify correct behavior of the basic RTC functionality 2013-10-19 10:41:20 -06:00
Gregory Nutt
0a5d287e69 SAMA5: Add GPBR register definitions 2013-10-19 10:22:21 -06:00
Gregory Nutt
d1d9cf4de6 SAMA5 RTC: Beginning of an RTC driver for the SAMA5 2013-10-18 16:56:46 -06:00
Gregory Nutt
0eea9f2ebe SAMA5: Add RTC and WDT register definition header files 2013-10-18 14:47:50 -06:00
Gregory Nutt
b661ba3e2a STM32 DMA Priority: Select the correct default for F1 and other family members 2013-10-18 14:13:53 -06:00
Gregory Nutt
1b3127149c SAMA5 LCD: Move framebuffers to center of free memory region. That creates a guard band around the framebuffers that gives a little protection from any bad writes into the framebuffer 2013-10-18 10:11:20 -06:00
Gregory Nutt
5c3f7f118c Add SDIO preflight method 2013-10-18 08:15:09 -06:00
Gregory Nutt
fd468d219f Changes to stm32_dmacapable interfaces from Mike Smith 2013-10-18 08:06:23 -06:00
Gregory Nutt
0c44715f07 STM32 DMA priority corrections from Mike Smith 2013-10-18 07:37:24 -06:00
Gregory Nutt
cda1fd00c7 Typo fixes for UART7 and UART8 DMA configs. From Mike Smith 2013-10-18 07:17:55 -06:00
Gregory Nutt
2d831bc717 SAMA5 TSD: Fix to prohibit reading samples when not valid 2013-10-17 17:26:06 -06:00
Gregory Nutt
8924101566 STM32 F103C: Correct some errors in pinmapping. From David Sidrane 2013-10-16 07:26:41 -06:00
Gregory Nutt
83982f3ef9 Misc changes to README files; Update SAMA5D3x-EK NxWM configuration to use Calibration instruction messages 2013-10-14 14:53:38 -06:00
Gregory Nutt
98ffd096a0 SAMA5 LCDC: Correct how framebuffer memory was being mapped; Remove options to get framebuffer memory in various. Because of the mapping and aligment requirements, those options really cannot be supported 2013-10-13 13:08:05 -06:00
Gregory Nutt
a3bb8d3d94 SAMA5 LCDC: Move framebuffer to lower memory; I suspect some corruption by interference 2013-10-13 10:42:14 -06:00
Gregory Nutt
34557b8c6b SAMA5 LCDC: Fixed backlight PWM divider. Backlight no longer flashes 2013-10-11 17:12:35 -06:00
Gregory Nutt
1d0e7aaeff SAMA5 LCDC: Wait when the LCDC is resynchronizing (SIF); Try start-up parameters from Barebox (this still don't work) 2013-10-10 18:44:08 -06:00
Gregory Nutt
57d04d3ff5 SAMA5 LCDC: Default resolution if now RGB565; Add option to select a different output resolution than the sofware resolution (needs to the 24BPP for this LCD). 2013-10-10 18:41:42 -06:00
Gregory Nutt
c79ae66fc2 SAMA5 LCDC: Move DMA descriptors out of internal SRAM and into SDRAM. I am not completely clear, but it looks like the LCDC cannot support DMA from internal SRAM 2013-10-10 12:02:41 -06:00
Gregory Nutt
1dfcee203c SAMA5: Allow portions of external memory to be added to the heap instead of the whole thing 2013-10-10 12:00:32 -06:00
Gregory Nutt
e4e4912712 SAMA5 LCDC: Fix a few compilation errors that show up when additional layers are enabled 2013-10-09 18:46:05 -06:00
Gregory Nutt
b7f4a51ee2 SAMA5 LCDC: Few more bug fixes but still not working 2013-10-09 18:22:21 -06:00
Gregory Nutt
cc23806fa1 SAMA5 LCDC: Corrections from first debug sessions. Still a way to go 2013-10-09 13:21:27 -06:00
Gregory Nutt
f3a4fc42d7 SAMA5: LCDC driver incorporated into the build system. 2013-10-08 15:30:38 -06:00
Gregory Nutt
3ccbb7a07f SAMA5: LCD driver is code complete but untested 2013-10-08 12:16:30 -06:00
Gregory Nutt
3fd7f4f855 SAMA5: More LCDC driver progress 2013-10-08 08:57:48 -06:00
Gregory Nutt
f6dc32c30c SAMA5: More LCDC driver progress 2013-10-07 15:54:08 -06:00
Gregory Nutt
c7c6186356 SAMA5: LCDC driver progress 2013-10-07 12:05:16 -06:00
Gregory Nutt
cfd257cc0c SAMA5 LCDC: Add 'skeleton' files that will eventually become an LCDC driver for the SAMA5 2013-10-06 09:08:52 -06:00
Gregory Nutt
74db990b7e SAMA5: Completes LDCDC register definition file 2013-10-04 15:43:19 -06:00
Gregory Nutt
021bdecb05 SAMA5: Add LCD register definition header file 2013-10-04 10:11:12 -06:00
Gregory Nutt
5c9926b61e SAMA5: Touchscreen driver now works 2013-10-04 08:03:38 -06:00
Gregory Nutt
ac66287ba7 SAMA5: First changes from touchscreen debug 2013-10-03 17:11:30 -06:00