/**************************************************************************** * arch/arm/include/cortexm3/irq.h * * Copyright (C) 2009 Gregory Nutt. All rights reserved. * Author: Gregory Nutt * * Redistribution and use in source and binary forms, with or without * modification, are permitted provided that the following conditions * are met: * * 1. Redistributions of source code must retain the above copyright * notice, this list of conditions and the following disclaimer. * 2. Redistributions in binary form must reproduce the above copyright * notice, this list of conditions and the following disclaimer in * the documentation and/or other materials provided with the * distribution. * 3. Neither the name NuttX nor the names of its contributors may be * used to endorse or promote products derived from this software * without specific prior written permission. * * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE * POSSIBILITY OF SUCH DAMAGE. * ****************************************************************************/ /* This file should never be included directed but, rather, only indirectly * through nuttx/irq.h */ #ifndef __ARCH_ARM_INCLUDE_CORTEXM3_IRQ_H #define __ARCH_ARM_INCLUDE_CORTEXM3_IRQ_H /**************************************************************************** * Included Files ****************************************************************************/ #include #include /**************************************************************************** * Definitions ****************************************************************************/ /* IRQ Stack Frame Format: */ /* On entry into an IRQ, the hardware automatically saves the following * registers on the stack in this (address) order: */ #define REG_XPSR (17) /* xPSR */ #define REG_R15 (16) /* R15 = PC */ #define REG_R14 (15) /* R14 = LR */ #define REG_R12 (14) /* R12 */ #define REG_R3 (13) /* R3 */ #define REG_R2 (12) /* R2 */ #define REG_R1 (11) /* R1 */ #define REG_R0 (10) /* R0 */ #define HW_XCPT_REGS (8) #define HW_XCPT_SIZE (4 * HW_XCPT_REGS) /* The following additional registers are stored by the interrupt handling * logic. */ #define REG_R11 (9) /* R11 */ #define REG_R10 (8) /* R10 */ #define REG_R9 (7) /* R9 */ #define REG_R8 (6) /* R8 */ #define REG_R7 (5) /* R7 */ #define REG_R6 (4) /* R6 */ #define REG_R5 (3) /* R5 */ #define REG_R4 (2) /* R4 */ #define REG_PRIMASK (1) /* PRIMASK */ #define REG_R13 (0) /* R13 = SP at time of interrupt */ #define SW_XCPT_REGS (10) #define SW_XCPT_SIZE (4 * SW_XCPT_REGS) #define XCPTCONTEXT_REGS (HW_XCPT_REGS + SW_XCPT_REGS) #define XCPTCONTEXT_SIZE (HW_XCPT_SIZE + SW_XCPT_SIZE) #define REG_A1 REG_R0 #define REG_A2 REG_R1 #define REG_A3 REG_R2 #define REG_A4 REG_R3 #define REG_V1 REG_R4 #define REG_V2 REG_R5 #define REG_V3 REG_R6 #define REG_V4 REG_R7 #define REG_V5 REG_R8 #define REG_V6 REG_R9 #define REG_V7 REG_R10 #define REG_SB REG_R9 #define REG_SL REG_R10 #define REG_FP REG_R11 #define REG_IP REG_R12 #define REG_SP REG_R13 #define REG_LR REG_R14 #define REG_PC REG_R15 /* The PIC register is usually R10. It can be R9 is stack checking is enabled * or if the user changes it with -mpic-register on the GCC command line. */ #define REG_PIC REG_R10 /**************************************************************************** * Public Types ****************************************************************************/ /* The following structure is included in the TCB and defines the complete * state of the thread. */ #ifndef __ASSEMBLY__ struct xcptcontext { /* The following function pointer is non-zero if there * are pending signals to be processed. */ #ifndef CONFIG_DISABLE_SIGNALS void *sigdeliver; /* Actual type is sig_deliver_t */ /* These are saved copies of LR, PRIMASK, and xPSR used during * signal processing. */ uint32 saved_pc; uint32 saved_primask; uint32 saved_xpsr; #endif /* Register save area */ uint32 regs[XCPTCONTEXT_REGS]; }; #endif /**************************************************************************** * Inline functions ****************************************************************************/ #ifndef __ASSEMBLY__ /* Save the current primask state & disable IRQs */ static inline irqstate_t irqsave(void) { unsigned short primask; /* Return the current value of primask register and set * bit 0 of the primask register to disable interrupts */ __asm__ __volatile__ ( "\tmrs %0, primask\n" "\tcpsid i\n" : "=r" (primask) : : "memory"); return primask; } /* Restore saved primask state */ static inline void irqrestore(irqstate_t primask) { /* If bit 0 of the primask is 0, then we need to restore * interupts. */ __asm__ __volatile__ ( "\ttst %0, #1\n" "\tbne 1f\n" "\tcpsie i\n" "1:\n" : : "r" (primask) : "memory"); } /* Get/set the primask register */ static inline ubyte getprimask(void) { uint32 primask; __asm__ __volatile__ ( "\tmrs %0, primask\n" : "=r" (primask) : : "memory"); return (ubyte)primask; } static inline void setprimask(uint32 primask) { __asm__ __volatile__ ( "\tmsr primask, %0\n" : : "r" (primask) : "memory"); } /* Get/set the basepri register */ static inline ubyte getbasepri(void) { uint32 basepri; __asm__ __volatile__ ( "\tmrs %0, basepri\n" : "=r" (basepri) : : "memory"); return (ubyte)basepri; } static inline void setbasepri(uint32 basepri) { __asm__ __volatile__ ( "\tmsr basepri, %0\n" : : "r" (basepri) : "memory"); } /* Get IPSR */ static inline uint32 getipsr(void) { uint32 ipsr; __asm__ __volatile__ ( "\tmrs %0, ipsr\n" : "=r" (ipsr) : : "memory"); return ipsr; } /* SVC system call */ static inline void svcall(uint32 cmd, uint32 arg) { __asm__ __volatile__ ( "\tmov r0, %0\n" "\tmov r1, %1\n" "\tsvc 0\n" : : "r" (cmd), "r" (arg) : "memory"); } #endif /* __ASSEMBLY__ */ /**************************************************************************** * Public Variables ****************************************************************************/ /**************************************************************************** * Public Function Prototypes ****************************************************************************/ #ifndef __ASSEMBLY__ #ifdef __cplusplus #define EXTERN extern "C" extern "C" { #else #define EXTERN extern #endif #undef EXTERN #ifdef __cplusplus } #endif #endif #endif /* __ARCH_ARM_INCLUDE_CORTEXM3_IRQ_H */