/**************************************************************************** * boards/arm/stm32f0l0g0/stm32f072-discovery/include/board.h * * Licensed to the Apache Software Foundation (ASF) under one or more * contributor license agreements. See the NOTICE file distributed with * this work for additional information regarding copyright ownership. The * ASF licenses this file to you under the Apache License, Version 2.0 (the * "License"); you may not use this file except in compliance with the * License. You may obtain a copy of the License at * * http://www.apache.org/licenses/LICENSE-2.0 * * Unless required by applicable law or agreed to in writing, software * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the * License for the specific language governing permissions and limitations * under the License. * ****************************************************************************/ #ifndef __BOARDS_ARM_STM32F0L0G0_STM32F072_DISCOVERY_INCLUDE_BOARD_H #define __BOARDS_ARM_STM32F0L0G0_STM32F072_DISCOVERY_INCLUDE_BOARD_H /**************************************************************************** * Included Files ****************************************************************************/ #include #ifndef __ASSEMBLY__ # include #endif /**************************************************************************** * Pre-processor Definitions ****************************************************************************/ /* Clocking *****************************************************************/ /* Four different clock sources can be used to drive the system clock * (SYSCLK): * * - HSI high-speed internal oscillator clock * Generated from an internal 8 MHz RC oscillator * - HSE high-speed external oscillator clock * Normally driven by an external crystal (X3). However, this crystal is * not fitted on the STM32F0-Discovery board. * - PLL clock * - MSI multispeed internal oscillator clock * The MSI clock signal is generated from an internal RC oscillator. Seven * frequency ranges are available: 65.536 kHz, 131.072 kHz, 262.144 kHz, * 524.288 kHz, 1.048 MHz, 2.097 MHz (default value) and 4.194 MHz. * * The devices have the following two secondary clock sources * - LSI low-speed internal RC clock * Drives the watchdog and RTC. Approximately 37KHz * - LSE low-speed external oscillator clock * Driven by 32.768KHz crystal (X2) on the OSC32_IN and OSC32_OUT pins. */ #define STM32_BOARD_XTAL 8000000ul /* X3 on board (not fitted)*/ #define STM32_HSI_FREQUENCY 8000000ul /* Approximately 8MHz */ #define STM32_HSI14_FREQUENCY 14000000ul /* HSI14 for ADC */ #define STM32_HSI48_FREQUENCY 48000000ul /* HSI48 for USB, only some STM32F0xx */ #define STM32_HSE_FREQUENCY STM32_BOARD_XTAL #define STM32_LSI_FREQUENCY 40000 /* Approximately 40KHz */ #define STM32_LSE_FREQUENCY 32768 /* X2 on board */ /* PLL Configuration * * - PLL source is HSI -> 8MHz input (nominal) * - PLL source predivider 2 -> 4MHz divided down PLL VCO clock output * - PLL multipler is 12 -> 48MHz PLL VCO clock output (for USB) * * Resulting SYSCLK frequency is 8MHz x 12 / 2 = 48MHz * * USB: * If the USB interface is used in the application, it requires a precise * 48MHz clock which can be generated from either the (1) the internal * main PLL with the HSE clock source using an HSE crystal oscillator. In * this case, the PLL VCO clock (defined by STM32_CFGR_PLLMUL) must be * programmed to output a 96 MHz frequency. This is required to provide a * 48MHz clock to the (USBCLK = PLLVCO/2). Or (2) by using the internal * 48MHz oscillator in automatic trimming mode. The synchronization for * this oscillator can be taken from the USB data stream itself (SOF * signalization) which allows crystal-less operation. * SYSCLK * The system clock is derived from the PLL VCO divided by the output * division factor. * Limitations: * - 96 MHz as PLLVCO when the product is in range 1 (1.8V), * - 48 MHz as PLLVCO when the product is in range 2 (1.5V), * - 24 MHz when the product is in range 3 (1.2V). * - Output division to avoid exceeding 32 MHz as SYSCLK. * - The minimum input clock frequency for PLL is 2 MHz (when using HSE as * PLL source). */ #define STM32_CFGR_PLLSRC RCC_CFGR_PLLSRC_HSId2 /* Source is HSI/2 */ #define STM32_PLLSRC_FREQUENCY (STM32_HSI_FREQUENCY/2) /* 8MHz / 2 = 4MHz */ #ifdef CONFIG_STM32F0L0G0_USB # undef STM32_CFGR2_PREDIV /* Not used with source HSI/2 */ # define STM32_CFGR_PLLMUL RCC_CFGR_PLLMUL_CLKx12 /* PLLMUL = 12 */ # define STM32_PLL_FREQUENCY (12*STM32_PLLSRC_FREQUENCY) /* PLL VCO Frequency is 48MHz */ #else # undef STM32_CFGR2_PREDIV /* Not used with source HSI/2 */ # define STM32_CFGR_PLLMUL RCC_CFGR_PLLMUL_CLKx12 /* PLLMUL = 12 */ # define STM32_PLL_FREQUENCY (12*STM32_PLLSRC_FREQUENCY) /* PLL VCO Frequency is 48MHz */ #endif /* Use the PLL and set the SYSCLK source to be the divided down PLL VCO * output frequency (STM32_PLL_FREQUENCY divided by the PLLDIV value). */ #define STM32_SYSCLK_SW RCC_CFGR_SW_PLL /* Use the PLL as the SYSCLK */ #define STM32_SYSCLK_SWS RCC_CFGR_SWS_PLL #ifdef CONFIG_STM32F0L0G0_USB # define STM32_SYSCLK_FREQUENCY STM32_PLL_FREQUENCY /* SYSCLK frequency is PLL VCO = 48MHz */ #else # define STM32_SYSCLK_FREQUENCY STM32_PLL_FREQUENCY /* SYSCLK frequency is PLL VCO = 48MHz */ #endif #define STM32_RCC_CFGR_HPRE RCC_CFGR_HPRE_SYSCLK #define STM32_HCLK_FREQUENCY STM32_SYSCLK_FREQUENCY /* APB1 clock (PCLK1) is HCLK (48MHz) */ #define STM32_RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_HCLK #define STM32_PCLK1_FREQUENCY (STM32_HCLK_FREQUENCY) /* APB2 clock (PCLK2) is HCLK (48MHz) */ #define STM32_RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_HCLK #define STM32_PCLK2_FREQUENCY STM32_HCLK_FREQUENCY #define STM32_APB2_CLKIN (STM32_PCLK2_FREQUENCY) /* APB1 timers 1-3, 6-7, and 14-17 will receive PCLK1 */ #define STM32_APB1_TIM1_CLKIN (STM32_PCLK1_FREQUENCY) #define STM32_APB1_TIM2_CLKIN (STM32_PCLK1_FREQUENCY) #define STM32_APB1_TIM3_CLKIN (STM32_PCLK1_FREQUENCY) #define STM32_APB1_TIM6_CLKIN (STM32_PCLK1_FREQUENCY) #define STM32_APB1_TIM7_CLKIN (STM32_PCLK1_FREQUENCY) #define STM32_APB1_TIM14_CLKIN (STM32_PCLK1_FREQUENCY) #define STM32_APB1_TIM15_CLKIN (STM32_PCLK1_FREQUENCY) #define STM32_APB1_TIM16_CLKIN (STM32_PCLK1_FREQUENCY) #define STM32_APB1_TIM17_CLKIN (STM32_PCLK1_FREQUENCY) /* LED definitions **********************************************************/ /* The STM32F0-Discovery board has four LEDs. Two of these are controlled by * logic on the board and are not available for software control: * * LD1 COM: LD2 default status is red. LD2 turns to green to indicate that * communications are in progress between the PC and the * ST-LINK/V2. * LD2 PWR: Red LED indicates that the board is powered. * * And two LEDs can be controlled by software: * * User LD3: Green LED is a user LED connected to the I/O PB7 of the * STM32F072RB MCU. * User LD4: Blue LED is a user LED connected to the I/O PB6 of the * STM32F072RB MCU. * * If CONFIG_ARCH_LEDS is not defined, then the user can control the LEDs * in any way. * The following definitions are used to access individual LEDs. */ /* LED index values for use with board_userled() */ #define BOARD_LED1 0 /* User LD_U */ #define BOARD_LED2 1 /* User LD_D */ #define BOARD_LED3 2 /* User LD_L */ #define BOARD_LED4 3 /* User LD_R */ #define BOARD_NLEDS 4 /* LED bits for use with board_userled_all() */ #define BOARD_LED1_BIT (1 << BOARD_LED1) #define BOARD_LED2_BIT (1 << BOARD_LED2) #define BOARD_LED3_BIT (1 << BOARD_LED3) #define BOARD_LED4_BIT (1 << BOARD_LED4) /* If CONFIG_ARCH_LEDs is defined, then NuttX will control the 8 LEDs on * board the STM32F0-Discovery. * The following definitions describe how NuttX controls the LEDs: * * SYMBOL Meaning LED state * LED1 LED2 * ------------------- ----------------------- -------- -------- * LED_STARTED NuttX has been started OFF OFF * LED_HEAPALLOCATE Heap has been allocated OFF OFF * LED_IRQSENABLED Interrupts enabled OFF OFF * LED_STACKCREATED Idle stack created ON OFF * LED_INIRQ In an interrupt No change * LED_SIGNAL In a signal handler No change * LED_ASSERTION An assertion failed No change * LED_PANIC The system has crashed OFF Blinking * LED_IDLE STM32 is is sleep mode Not used */ #define LED_STARTED 0 #define LED_HEAPALLOCATE 0 #define LED_IRQSENABLED 0 #define LED_STACKCREATED 1 #define LED_INIRQ 2 #define LED_SIGNAL 2 #define LED_ASSERTION 2 #define LED_PANIC 3 /* Button definitions *******************************************************/ /* The STM32F0-Discovery supports two buttons; only one button is * controllable by software: * * B1 USER: * user and wake-up button connected to the I/O PA0 of the STM32F072RB. * B2 RESET: * pushbutton connected to NRST is used to RESET the STM32F072RB. */ #define BUTTON_USER 0 #define NUM_BUTTONS 1 #define BUTTON_USER_BIT (1 << BUTTON_USER) /* Alternate Pin Functions **************************************************/ /* USART 1 */ #define GPIO_USART1_TX (GPIO_USART1_TX_1|GPIO_SPEED_HIGH) #define GPIO_USART1_RX (GPIO_USART1_RX_1|GPIO_SPEED_HIGH) /* I2C pins definition */ #define GPIO_I2C1_SCL (GPIO_I2C1_SCL_1|GPIO_SPEED_LOW) #define GPIO_I2C1_SDA (GPIO_I2C1_SDA_1|GPIO_SPEED_LOW) #endif /* __BOARDS_ARM_STM32F0L0G0_STM32F072_DISCOVERY_INCLUDE_BOARD_H */