/**************************************************************************** * arch/arm/include/tiva/lm3s_irq.h * * Licensed to the Apache Software Foundation (ASF) under one or more * contributor license agreements. See the NOTICE file distributed with * this work for additional information regarding copyright ownership. The * ASF licenses this file to you under the Apache License, Version 2.0 (the * "License"); you may not use this file except in compliance with the * License. You may obtain a copy of the License at * * http://www.apache.org/licenses/LICENSE-2.0 * * Unless required by applicable law or agreed to in writing, software * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the * License for the specific language governing permissions and limitations * under the License. * ****************************************************************************/ #ifndef __ARCH_ARM_INCLUDE_TIVA_LM3S_IRQ_H #define __ARCH_ARM_INCLUDE_TIVA_LM3S_IRQ_H /**************************************************************************** * Included Files ****************************************************************************/ #include /**************************************************************************** * Pre-processor Prototypes ****************************************************************************/ /* IRQ numbers. * The IRQ number corresponds vector number and hence map directly to * bits in the NVIC. This does, however, waste several words of memory in * the IRQ to handle mapping tables. */ /* External interrupts (vectors >= 16) */ #if defined(CONFIG_ARCH_CHIP_LM3S6918) # define TIVA_IRQ_GPIOA (16) /* Vector 16: GPIO Port A */ # define TIVA_IRQ_GPIOB (17) /* Vector 17: GPIO Port B */ # define TIVA_IRQ_GPIOC (18) /* Vector 18: GPIO Port C */ # define TIVA_IRQ_GPIOD (19) /* Vector 19: GPIO Port D */ # define TIVA_IRQ_GPIOE (20) /* Vector 20: GPIO Port E */ # define TIVA_IRQ_UART0 (21) /* Vector 21: UART 0 */ # define TIVA_IRQ_UART1 (22) /* Vector 22: UART 1 */ # define TIVA_IRQ_SSI0 (23) /* Vector 23: SSI 0 */ # define TIVA_IRQ_I2C0 (24) /* Vector 24: I2C 0 */ # define TIVA_RESERVED_25 (25) /* Vector 25: Reserved */ # define TIVA_RESERVED_26 (26) /* Vector 26: Reserved */ # define TIVA_RESERVED_27 (27) /* Vector 27: Reserved */ # define TIVA_RESERVED_28 (28) /* Vector 28: Reserved */ # define TIVA_RESERVED_29 (29) /* Vector 29: Reserved */ # define TIVA_IRQ_ADC0 (30) /* Vector 30: ADC Sequence 0 */ # define TIVA_IRQ_ADC1 (31) /* Vector 31: ADC Sequence 1 */ # define TIVA_IRQ_ADC2 (32) /* Vector 32: ADC Sequence 2 */ # define TIVA_IRQ_ADC3 (33) /* Vector 33: ADC Sequence 3 */ # define TIVA_IRQ_WDOG (34) /* Vector 34: Watchdog Timer */ # define TIVA_IRQ_TIMER0A (35) /* Vector 35: Timer 0 A */ # define TIVA_IRQ_TIMER0B (36) /* Vector 36: Timer 0 B */ # define TIVA_IRQ_TIMER1A (37) /* Vector 37: Timer 1 A */ # define TIVA_IRQ_TIMER1B (38) /* Vector 38: Timer 1 B */ # define TIVA_IRQ_TIMER2A (39) /* Vector 39: Timer 2 A */ # define TIVA_IRQ_TIMER2B (40) /* Vector 40: Timer 2 B */ # define TIVA_IRQ_COMPARE0 (41) /* Vector 41: Analog Comparator 0 */ # define TIVA_IRQ_COMPARE1 (42) /* Vector 42: Analog Comparator 1 */ # define TIVA_RESERVED_43 (43) /* Vector 43: Reserved */ # define TIVA_IRQ_SYSCON (44) /* Vector 44: System Control */ # define TIVA_IRQ_FLASHCON (45) /* Vector 45: FLASH Control */ # define TIVA_IRQ_GPIOF (46) /* Vector 46: GPIO Port F */ # define TIVA_IRQ_GPIOG (47) /* Vector 47: GPIO Port G */ # define TIVA_IRQ_GPIOH (48) /* Vector 48: GPIO Port H */ # define TIVA_RESERVED_49 (49) /* Vector 49: Reserved */ # define TIVA_IRQ_SSI1 (50) /* Vector 50: SSI 1 */ # define TIVA_IRQ_TIMER3A (51) /* Vector 51: Timer 3 A */ # define TIVA_IRQ_TIMER3B (52) /* Vector 52: Timer 3 B */ # define TIVA_IRQ_I2C1 (53) /* Vector 53: I2C 1 */ # define TIVA_RESERVED_54 (54) /* Vector 54: Reserved */ # define TIVA_RESERVED_55 (55) /* Vector 55: Reserved */ # define TIVA_RESERVED_56 (56) /* Vector 56: Reserved */ # define TIVA_RESERVED_57 (57) /* Vector 57: Reserved */ # define TIVA_IRQ_ETHCON (58) /* Vector 58: Ethernet Controller */ # define TIVA_IRQ_HIBERNATE (59) /* Vector 59: Hibernation Module */ # define TIVA_RESERVED_60 (60) /* Vector 60: Reserved */ # define TIVA_RESERVED_61 (61) /* Vector 61: Reserved */ # define TIVA_RESERVED_62 (62) /* Vector 62: Reserved */ # define TIVA_RESERVED_63 (63) /* Vector 63: Reserved */ # define TIVA_RESERVED_64 (64) /* Vector 64: Reserved */ # define TIVA_RESERVED_65 (65) /* Vector 65: Reserved */ # define TIVA_RESERVED_66 (66) /* Vector 66: Reserved */ # define TIVA_RESERVED_67 (67) /* Vector 67: Reserved */ # define TIVA_RESERVED_68 (68) /* Vector 68: Reserved */ # define TIVA_RESERVED_69 (69) /* Vector 69: Reserved */ # define TIVA_RESERVED_70 (70) /* Vector 70: Reserved */ # define NR_IRQS (71) /* (Really less because of reserved vectors) */ #elif defined(CONFIG_ARCH_CHIP_LM3S6432) # define TIVA_IRQ_GPIOA (16) /* Vector 16: GPIO Port A */ # define TIVA_IRQ_GPIOB (17) /* Vector 17: GPIO Port B */ # define TIVA_IRQ_GPIOC (18) /* Vector 18: GPIO Port C */ # define TIVA_IRQ_GPIOD (19) /* Vector 19: GPIO Port D */ # define TIVA_IRQ_GPIOE (20) /* Vector 20: GPIO Port E */ # define TIVA_IRQ_UART0 (21) /* Vector 21: UART 0 */ # define TIVA_IRQ_UART1 (22) /* Vector 22: UART 1 */ # define TIVA_IRQ_SSI0 (23) /* Vector 23: SSI 0 */ # define TIVA_IRQ_I2C0 (24) /* Vector 24: I2C 0 */ # define TIVA_RESERVED_25 (25) /* Vector 25: Reserved */ # define TIVA_IRQ_PWM0 (26) /* Vector 26: PWM Generator 0 */ # define TIVA_RESERVED_27 (27) /* Vector 27: Reserved */ # define TIVA_RESERVED_28 (28) /* Vector 28: Reserved */ # define TIVA_RESERVED_29 (29) /* Vector 29: Reserved */ # define TIVA_IRQ_ADC0 (30) /* Vector 30: ADC Sequence 0 */ # define TIVA_IRQ_ADC1 (31) /* Vector 31: ADC Sequence 1 */ # define TIVA_IRQ_ADC2 (32) /* Vector 32: ADC Sequence 2 */ # define TIVA_IRQ_ADC3 (33) /* Vector 33: ADC Sequence 3 */ # define TIVA_IRQ_WDOG (34) /* Vector 34: Watchdog Timer */ # define TIVA_IRQ_TIMER0A (35) /* Vector 35: Timer 0 A */ # define TIVA_IRQ_TIMER0B (36) /* Vector 36: Timer 0 B */ # define TIVA_IRQ_TIMER1A (37) /* Vector 37: Timer 1 A */ # define TIVA_IRQ_TIMER1B (38) /* Vector 38: Timer 1 B */ # define TIVA_IRQ_TIMER2A (39) /* Vector 39: Timer 2 A */ # define TIVA_IRQ_TIMER2B (40) /* Vector 40: Timer 2 B */ # define TIVA_IRQ_COMPARE0 (41) /* Vector 41: Analog Comparator 0 */ # define TIVA_IRQ_COMPARE1 (42) /* Vector 42: Analog Comparator 1 */ # define TIVA_RESERVED_43 (43) /* Vector 43: Reserved */ # define TIVA_IRQ_SYSCON (44) /* Vector 44: System Control */ # define TIVA_IRQ_FLASHCON (45) /* Vector 45: FLASH Control */ # define TIVA_IRQ_GPIOF (46) /* Vector 46: GPIO Port F */ # define TIVA_IRQ_GPIOG (47) /* Vector 47: GPIO Port G */ # define TIVA_RESERVED_48 (48) /* Vector 48: Reserved */ # define TIVA_RESERVED_49 (49) /* Vector 49: Reserved */ # define TIVA_RESERVED_50 (50) /* Vector 50: Reserved */ # define TIVA_RESERVED_51 (51) /* Vector 51: Reserved */ # define TIVA_RESERVED_52 (52) /* Vector 52: Reserved */ # define TIVA_RESERVED_53 (53) /* Vector 53: Reserved */ # define TIVA_RESERVED_54 (54) /* Vector 54: Reserved */ # define TIVA_RESERVED_55 (55) /* Vector 55: Reserved */ # define TIVA_RESERVED_56 (56) /* Vector 56: Reserved */ # define TIVA_RESERVED_57 (57) /* Vector 57: Reserved */ # define TIVA_IRQ_ETHCON (58) /* Vector 58: Ethernet Controller */ # define TIVA_RESERVED_59 (59) /* Vector 59: Reserved */ # define TIVA_RESERVED_60 (60) /* Vector 60: Reserved */ # define TIVA_RESERVED_61 (61) /* Vector 61: Reserved */ # define TIVA_RESERVED_62 (62) /* Vector 62: Reserved */ # define TIVA_RESERVED_63 (63) /* Vector 63: Reserved */ # define TIVA_RESERVED_64 (64) /* Vector 64: Reserved */ # define TIVA_RESERVED_65 (65) /* Vector 65: Reserved */ # define TIVA_RESERVED_66 (66) /* Vector 66: Reserved */ # define TIVA_RESERVED_67 (67) /* Vector 67: Reserved */ # define TIVA_RESERVED_68 (68) /* Vector 68: Reserved */ # define TIVA_RESERVED_69 (69) /* Vector 69: Reserved */ # define TIVA_RESERVED_70 (70) /* Vector 70: Reserved */ # define NR_IRQS (71) /* (Really less because of reserved vectors) */ #elif defined(CONFIG_ARCH_CHIP_LM3S6965) # define TIVA_IRQ_GPIOA (16) /* Vector 16: GPIO Port A */ # define TIVA_IRQ_GPIOB (17) /* Vector 17: GPIO Port B */ # define TIVA_IRQ_GPIOC (18) /* Vector 18: GPIO Port C */ # define TIVA_IRQ_GPIOD (19) /* Vector 19: GPIO Port D */ # define TIVA_IRQ_GPIOE (20) /* Vector 20: GPIO Port E */ # define TIVA_IRQ_UART0 (21) /* Vector 21: UART 0 */ # define TIVA_IRQ_UART1 (22) /* Vector 22: UART 1 */ # define TIVA_IRQ_SSI0 (23) /* Vector 23: SSI 0 */ # define TIVA_IRQ_I2C0 (24) /* Vector 24: I2C 0 */ # define TIVA_IRQ_PWMFAULT (25) /* Vector 25: PWM Fault */ # define TIVA_IRQ_PWM0 (26) /* Vector 26: PWM Generator 0 */ # define TIVA_IRQ_PWM1 (27) /* Vector 27: PWM Generator 1 */ # define TIVA_IRQ_PWM2 (28) /* Vector 28: PWM Generator 2 */ # define TIVA_IRQ_QEI0 (29) /* Vector 29: QEI0 */ # define TIVA_IRQ_ADC0 (30) /* Vector 30: ADC Sequence 0 */ # define TIVA_IRQ_ADC1 (31) /* Vector 31: ADC Sequence 1 */ # define TIVA_IRQ_ADC2 (32) /* Vector 32: ADC Sequence 2 */ # define TIVA_IRQ_ADC3 (33) /* Vector 33: ADC Sequence 3 */ # define TIVA_IRQ_WDOG (34) /* Vector 34: Watchdog Timer */ # define TIVA_IRQ_TIMER0A (35) /* Vector 35: Timer 0 A */ # define TIVA_IRQ_TIMER0B (36) /* Vector 36: Timer 0 B */ # define TIVA_IRQ_TIMER1A (37) /* Vector 37: Timer 1 A */ # define TIVA_IRQ_TIMER1B (38) /* Vector 38: Timer 1 B */ # define TIVA_IRQ_TIMER2A (39) /* Vector 39: Timer 2 A */ # define TIVA_IRQ_TIMER2B (40) /* Vector 40: Timer 2 B */ # define TIVA_IRQ_COMPARE0 (41) /* Vector 41: Analog Comparator 0 */ # define TIVA_IRQ_COMPARE1 (42) /* Vector 42: Analog Comparator 1 */ # define TIVA_RESERVED_43 (43) /* Vector 43: Reserved */ # define TIVA_IRQ_SYSCON (44) /* Vector 44: System Control */ # define TIVA_IRQ_FLASHCON (45) /* Vector 45: FLASH Control */ # define TIVA_IRQ_GPIOF (46) /* Vector 46: GPIO Port F */ # define TIVA_IRQ_GPIOG (47) /* Vector 47: GPIO Port G */ # define TIVA_RESERVED_48 (48) /* Vector 48: Reserved */ # define TIVA_IRQ_UART2 (49) /* Vector 49: UART 2 */ # define TIVA_RESERVED_50 (50) /* Vector 50: Reserved */ # define TIVA_IRQ_TIMER3A (51) /* Vector 51: Timer 3 A */ # define TIVA_IRQ_TIMER3B (52) /* Vector 52: Timer 3 B */ # define TIVA_IRQ_I2C1 (53) /* Vector 53: I2C 1 */ # define TIVA_IRQ_QEI1 (54) /* Vector 54: QEI1 */ # define TIVA_RESERVED_55 (55) /* Vector 55: Reserved */ # define TIVA_RESERVED_56 (56) /* Vector 56: Reserved */ # define TIVA_RESERVED_57 (57) /* Vector 57: Reserved */ # define TIVA_IRQ_ETHCON (58) /* Vector 58: Ethernet Controller */ # define TIVA_IRQ_HIBERNATE (59) /* Vector 59: Hibernation Module */ # define TIVA_RESERVED_60 (60) /* Vector 60: Reserved */ # define TIVA_RESERVED_61 (61) /* Vector 61: Reserved */ # define TIVA_RESERVED_62 (62) /* Vector 62: Reserved */ # define TIVA_RESERVED_63 (63) /* Vector 63: Reserved */ # define TIVA_RESERVED_64 (64) /* Vector 64: Reserved */ # define TIVA_RESERVED_65 (65) /* Vector 65: Reserved */ # define TIVA_RESERVED_66 (66) /* Vector 66: Reserved */ # define TIVA_RESERVED_67 (67) /* Vector 67: Reserved */ # define TIVA_RESERVED_68 (68) /* Vector 68: Reserved */ # define TIVA_RESERVED_69 (69) /* Vector 69: Reserved */ # define TIVA_RESERVED_70 (70) /* Vector 70: Reserved */ # define NR_IRQS (71) /* (Really less because of reserved vectors) */ #elif defined(CONFIG_ARCH_CHIP_LM3S9B96) || defined(CONFIG_ARCH_CHIP_LM3S9B92) # define TIVA_IRQ_GPIOA (16) /* Vector 16: GPIO Port A */ # define TIVA_IRQ_GPIOB (17) /* Vector 17: GPIO Port B */ # define TIVA_IRQ_GPIOC (18) /* Vector 18: GPIO Port C */ # define TIVA_IRQ_GPIOD (19) /* Vector 19: GPIO Port D */ # define TIVA_IRQ_GPIOE (20) /* Vector 20: GPIO Port E */ # define TIVA_IRQ_UART0 (21) /* Vector 21: UART 0 */ # define TIVA_IRQ_UART1 (22) /* Vector 22: UART 1 */ # define TIVA_IRQ_SSI0 (23) /* Vector 23: SSI 0 */ # define TIVA_IRQ_I2C0 (24) /* Vector 24: I2C 0 */ # define TIVA_IRQ_PWMFAULT (25) /* Vector 25: PWM Fault */ # define TIVA_IRQ_PWM0 (26) /* Vector 26: PWM Generator 0 */ # define TIVA_IRQ_PWM1 (27) /* Vector 27: PWM Generator 1 */ # define TIVA_IRQ_PWM2 (28) /* Vector 28: PWM Generator 2 */ # define TIVA_IRQ_QEI0 (29) /* Vector 29: QEI0 */ # define TIVA_IRQ_ADC0 (30) /* Vector 30: ADC0 Sequence 0 */ # define TIVA_IRQ_ADC1 (31) /* Vector 31: ADC0 Sequence 1 */ # define TIVA_IRQ_ADC2 (32) /* Vector 32: ADC0 Sequence 2 */ # define TIVA_IRQ_ADC3 (33) /* Vector 33: ADC0 Sequence 3 */ # define TIVA_IRQ_WDOG (34) /* Vector 34: Watchdog Timer */ # define TIVA_IRQ_TIMER0A (35) /* Vector 35: Timer 0 A */ # define TIVA_IRQ_TIMER0B (36) /* Vector 36: Timer 0 B */ # define TIVA_IRQ_TIMER1A (37) /* Vector 37: Timer 1 A */ # define TIVA_IRQ_TIMER1B (38) /* Vector 38: Timer 1 B */ # define TIVA_IRQ_TIMER2A (39) /* Vector 39: Timer 2 A */ # define TIVA_IRQ_TIMER2B (40) /* Vector 40: Timer 2 B */ # define TIVA_IRQ_COMPARE0 (41) /* Vector 41: Analog Comparator 0 */ # define TIVA_IRQ_COMPARE1 (42) /* Vector 42: Analog Comparator 1 */ # define TIVA_IRQ_COMPARE2 (43) /* Vector 43: Analog Comparator 3 */ # define TIVA_IRQ_SYSCON (44) /* Vector 44: System Control */ # define TIVA_IRQ_FLASHCON (45) /* Vector 45: FLASH Control */ # define TIVA_IRQ_GPIOF (46) /* Vector 46: GPIO Port F */ # define TIVA_IRQ_GPIOG (47) /* Vector 47: GPIO Port G */ # define TIVA_IRQ_GPIOH (48) /* Vector 48: GPIO Port H */ # define TIVA_IRQ_UART2 (49) /* Vector 49: UART 2 */ # define TIVA_IRQ_SSI1 (50) /* Vector 50: SSI 1 */ # define TIVA_IRQ_TIMER3A (51) /* Vector 51: Timer 3 A */ # define TIVA_IRQ_TIMER3B (52) /* Vector 52: Timer 3 B */ # define TIVA_IRQ_I2C1 (53) /* Vector 53: I2C 1 */ # define TIVA_IRQ_QEI1 (54) /* Vector 54: QEI1 */ # define TIVA_IRQ_CAN0 (55) /* Vector 55: CAN 1 */ # define TIVA_IRQ_CAN1 (56) /* Vector 56: CAN 2 */ # define TIVA_RESERVED_57 (57) /* Vector 57: Reserved */ # define TIVA_IRQ_ETHCON (58) /* Vector 58: Ethernet Controller */ # define TIVA_RESERVED_59 (59) /* Vector 59: Reserved */ # define TIVA_IRQ_USB (60) /* Vector 60: USB */ # define TIVA_IRQ_PWM3 (61) /* Vector 61: PWM Generator 3 */ # define TIVA_IRQ_UDMASOFT (62) /* Vector 62: uDMA Software */ # define TIVA_IRQ_UDMAERROR (63) /* Vector 63: uDMA Error */ # define TIVA_IRQ_ADC1_0 (64) /* Vector 64: ADC1 Sequence 0 */ # define TIVA_IRQ_ADC1_1 (65) /* Vector 65: ADC1 Sequence 1 */ # define TIVA_IRQ_ADC1_2 (66) /* Vector 66: ADC1 Sequence 2 */ # define TIVA_IRQ_ADC1_3 (67) /* Vector 67: ADC1 Sequence 3 */ # define TIVA_IRQ_I2S0 (68) /* Vector 68: I2S0 */ # define TIVA_IRQ_EPI (69) /* Vector 69: EPI */ # define TIVA_IRQ_GPIOJ (70) /* Vector 70: GPIO Port J */ # define TIVA_RESERVED_71 (71) /* Vector 71: Reserved */ # define NR_IRQS (72) /* (Really less because of reserved vectors) */ #elif defined(CONFIG_ARCH_CHIP_LM3S8962) # define TIVA_IRQ_GPIOA (16) /* Vector 16: GPIO Port A */ # define TIVA_IRQ_GPIOB (17) /* Vector 17: GPIO Port B */ # define TIVA_IRQ_GPIOC (18) /* Vector 18: GPIO Port C */ # define TIVA_IRQ_GPIOD (19) /* Vector 19: GPIO Port D */ # define TIVA_IRQ_GPIOE (20) /* Vector 20: GPIO Port E */ # define TIVA_IRQ_UART0 (21) /* Vector 21: UART 0 */ # define TIVA_IRQ_UART1 (22) /* Vector 22: UART 1 */ # define TIVA_IRQ_SSI0 (23) /* Vector 23: SSI 0 */ # define TIVA_IRQ_I2C0 (24) /* Vector 24: I2C 0 */ # define TIVA_IRQ_PWMFAULT (25) /* Vector 25: PWM Fault */ # define TIVA_IRQ_PWM0 (26) /* Vector 26: PWM Generator 0 */ # define TIVA_IRQ_PWM1 (27) /* Vector 27: PWM Generator 1 */ # define TIVA_IRQ_PWM2 (28) /* Vector 28: PWM Generator 2 */ # define TIVA_IRQ_QEI0 (29) /* Vector 29: QEI0 */ # define TIVA_IRQ_ADC0 (30) /* Vector 30: ADC Sequence 0 */ # define TIVA_IRQ_ADC1 (31) /* Vector 31: ADC Sequence 1 */ # define TIVA_IRQ_ADC2 (32) /* Vector 32: ADC Sequence 2 */ # define TIVA_IRQ_ADC3 (33) /* Vector 33: ADC Sequence 3 */ # define TIVA_IRQ_WDOG (34) /* Vector 34: Watchdog Timer */ # define TIVA_IRQ_TIMER0A (35) /* Vector 35: Timer 0 A */ # define TIVA_IRQ_TIMER0B (36) /* Vector 36: Timer 0 B */ # define TIVA_IRQ_TIMER1A (37) /* Vector 37: Timer 1 A */ # define TIVA_IRQ_TIMER1B (38) /* Vector 38: Timer 1 B */ # define TIVA_IRQ_TIMER2A (39) /* Vector 39: Timer 2 A */ # define TIVA_IRQ_TIMER2B (40) /* Vector 40: Timer 2 B */ # define TIVA_IRQ_COMPARE0 (41) /* Vector 41: Analog Comparator 0 */ # define TIVA_RESERVED_42 (42) /* Vector 42: Reserved */ # define TIVA_RESERVED_43 (43) /* Vector 43: Reserved */ # define TIVA_IRQ_SYSCON (44) /* Vector 44: System Control */ # define TIVA_IRQ_FLASHCON (45) /* Vector 45: FLASH Control */ # define TIVA_IRQ_GPIOF (46) /* Vector 46: GPIO Port F */ # define TIVA_IRQ_GPIOG (47) /* Vector 47: GPIO Port G */ # define TIVA_RESERVED_48 (48) /* Vector 48: Reserved */ # define TIVA_RESERVED_49 (49) /* Vector 49: Reserved */ # define TIVA_RESERVED_50 (50) /* Vector 50: Reserved */ # define TIVA_IRQ_TIMER3A (51) /* Vector 51: Timer 3 A */ # define TIVA_IRQ_TIMER3B (52) /* Vector 52: Timer 3 B */ # define TIVA_IRQ_I2C1 (53) /* Vector 53: I2C 1 */ # define TIVA_IRQ_QEI1 (54) /* Vector 54: QEI1 */ # define TIVA_IRQ_CAN0 (54) /* Vector 55: CAN0 */ # define TIVA_RESERVED_56 (56) /* Vector 56: Reserved */ # define TIVA_RESERVED_57 (57) /* Vector 57: Reserved */ # define TIVA_IRQ_ETHCON (58) /* Vector 58: Ethernet Controller */ # define TIVA_IRQ_HIBERNATE (59) /* Vector 59: Hibernation Module */ # define TIVA_RESERVED_60 (60) /* Vector 60: Reserved */ # define TIVA_RESERVED_61 (61) /* Vector 61: Reserved */ # define TIVA_RESERVED_62 (62) /* Vector 62: Reserved */ # define TIVA_RESERVED_63 (63) /* Vector 63: Reserved */ # define TIVA_RESERVED_64 (64) /* Vector 64: Reserved */ # define TIVA_RESERVED_65 (65) /* Vector 65: Reserved */ # define TIVA_RESERVED_66 (66) /* Vector 66: Reserved */ # define TIVA_RESERVED_67 (67) /* Vector 67: Reserved */ # define TIVA_RESERVED_68 (68) /* Vector 68: Reserved */ # define TIVA_RESERVED_69 (69) /* Vector 69: Reserved */ # define TIVA_RESERVED_70 (70) /* Vector 70: Reserved */ # define NR_IRQS (71) /* (Really less because of reserved vectors) */ #else # error "IRQ Numbers not specified for this Stellaris chip" #endif #define TIVA_IRQ_NEXTINT (NR_IRQS - 16) /* GPIO IRQs -- Note that support for individual GPIO ports can * be disabled in order to reduce the size of the implementation. */ /* No supported architecture supports interrupts on ports G-N or R-T */ #undef CONFIG_TIVA_GPIOG_IRQS /* G-N */ #undef CONFIG_TIVA_GPIOH_IRQS #undef CONFIG_TIVA_GPIOJ_IRQS #undef CONFIG_TIVA_GPIOK_IRQS #undef CONFIG_TIVA_GPIOL_IRQS #undef CONFIG_TIVA_GPIOM_IRQS #undef CONFIG_TIVA_GPION_IRQS #undef CONFIG_TIVA_GPIOR_IRQS /* R-T */ #undef CONFIG_TIVA_GPIOS_IRQS #undef CONFIG_TIVA_GPIOT_IRQS #if defined(CONFIG_TIVA_GPIOA_IRQS) # define TIVA_IRQ_GPIOA_0 (NR_IRQS + 0) # define TIVA_IRQ_GPIOA_1 (NR_IRQS + 1) # define TIVA_IRQ_GPIOA_2 (NR_IRQS + 2) # define TIVA_IRQ_GPIOA_3 (NR_IRQS + 3) # define TIVA_IRQ_GPIOA_4 (NR_IRQS + 4) # define TIVA_IRQ_GPIOA_5 (NR_IRQS + 5) # define TIVA_IRQ_GPIOA_6 (NR_IRQS + 6) # define TIVA_IRQ_GPIOA_7 (NR_IRQS + 7) # define _NGPIOBIRQS (NR_IRQS + 8) #else # define _NGPIOBIRQS NR_IRQS #endif #if defined(CONFIG_TIVA_GPIOB_IRQS) # define TIVA_IRQ_GPIOB_0 (_NGPIOBIRQS + 0) # define TIVA_IRQ_GPIOB_1 (_NGPIOBIRQS + 1) # define TIVA_IRQ_GPIOB_2 (_NGPIOBIRQS + 2) # define TIVA_IRQ_GPIOB_3 (_NGPIOBIRQS + 3) # define TIVA_IRQ_GPIOB_4 (_NGPIOBIRQS + 4) # define TIVA_IRQ_GPIOB_5 (_NGPIOBIRQS + 5) # define TIVA_IRQ_GPIOB_6 (_NGPIOBIRQS + 6) # define TIVA_IRQ_GPIOB_7 (_NGPIOBIRQS + 7) # define _NGPIOCIRQS (_NGPIOBIRQS + 8) #else # define _NGPIOCIRQS _NGPIOBIRQS #endif #if defined(CONFIG_TIVA_GPIOC_IRQS) # define TIVA_IRQ_GPIOC_0 (_NGPIOCIRQS + 0) # define TIVA_IRQ_GPIOC_1 (_NGPIOCIRQS + 1) # define TIVA_IRQ_GPIOC_2 (_NGPIOCIRQS + 2) # define TIVA_IRQ_GPIOC_3 (_NGPIOCIRQS + 3) # define TIVA_IRQ_GPIOC_4 (_NGPIOCIRQS + 4) # define TIVA_IRQ_GPIOC_5 (_NGPIOCIRQS + 5) # define TIVA_IRQ_GPIOC_6 (_NGPIOCIRQS + 6) # define TIVA_IRQ_GPIOC_7 (_NGPIOCIRQS + 7) # define _NGPIODIRQS (_NGPIOCIRQS + 8) #else # define _NGPIODIRQS _NGPIOCIRQS #endif #if defined(CONFIG_TIVA_GPIOD_IRQS) # define TIVA_IRQ_GPIOD_0 (_NGPIODIRQS + 0) # define TIVA_IRQ_GPIOD_1 (_NGPIODIRQS + 1) # define TIVA_IRQ_GPIOD_2 (_NGPIODIRQS + 2) # define TIVA_IRQ_GPIOD_3 (_NGPIODIRQS + 3) # define TIVA_IRQ_GPIOD_4 (_NGPIODIRQS + 4) # define TIVA_IRQ_GPIOD_5 (_NGPIODIRQS + 5) # define TIVA_IRQ_GPIOD_6 (_NGPIODIRQS + 6) # define TIVA_IRQ_GPIOD_7 (_NGPIODIRQS + 7) # define _NGPIOEIRQS (_NGPIODIRQS + 8) #else # define _NGPIOEIRQS _NGPIODIRQS #endif #if defined(CONFIG_TIVA_GPIOE_IRQS) # define TIVA_IRQ_GPIOE_0 (_NGPIOEIRQS + 0) # define TIVA_IRQ_GPIOE_1 (_NGPIOEIRQS + 1) # define TIVA_IRQ_GPIOE_2 (_NGPIOEIRQS + 2) # define TIVA_IRQ_GPIOE_3 (_NGPIOEIRQS + 3) # define TIVA_IRQ_GPIOE_4 (_NGPIOEIRQS + 4) # define TIVA_IRQ_GPIOE_5 (_NGPIOEIRQS + 5) # define TIVA_IRQ_GPIOE_6 (_NGPIOEIRQS + 6) # define TIVA_IRQ_GPIOE_7 (_NGPIOEIRQS + 7) # define _NGPIOFIRQS (_NGPIOEIRQS + 8) #else # define _NGPIOFIRQS _NGPIOEIRQS #endif #if defined(CONFIG_TIVA_GPIOF_IRQS) # define TIVA_IRQ_GPIOF_0 (_NGPIOFIRQS + 0) # define TIVA_IRQ_GPIOF_1 (_NGPIOFIRQS + 1) # define TIVA_IRQ_GPIOF_2 (_NGPIOFIRQS + 2) # define TIVA_IRQ_GPIOF_3 (_NGPIOFIRQS + 3) # define TIVA_IRQ_GPIOF_4 (_NGPIOFIRQS + 4) # define TIVA_IRQ_GPIOF_5 (_NGPIOFIRQS + 5) # define TIVA_IRQ_GPIOF_6 (_NGPIOFIRQS + 6) # define TIVA_IRQ_GPIOF_7 (_NGPIOFIRQS + 7) # define _NGPIONIRQS (_NGPIOFIRQS + 8) #else # define _NGPIONIRQS _NGPIOMIRQS #endif #if defined(CONFIG_TIVA_GPIOP_IRQS) # define TIVA_IRQ_GPIOP_0 (_NGPIONIRQS + 0) # define TIVA_IRQ_GPIOP_1 (_NGPIONIRQS + 1) # define TIVA_IRQ_GPIOP_2 (_NGPIONIRQS + 2) # define TIVA_IRQ_GPIOP_3 (_NGPIONIRQS + 3) # define TIVA_IRQ_GPIOP_4 (_NGPIONIRQS + 4) # define TIVA_IRQ_GPIOP_5 (_NGPIONIRQS + 5) # define TIVA_IRQ_GPIOP_6 (_NGPIONIRQS + 6) # define TIVA_IRQ_GPIOP_7 (_NGPIONIRQS + 7) # define _NGPIOPIRQS (_NGPIONIRQS + 8) #else # define _NGPIOPIRQS _NGPIONIRQS #endif #if defined(CONFIG_TIVA_GPIOQ_IRQS) # define TIVA_IRQ_GPIOQ_0 (_NGPIOPIRQS + 0) # define TIVA_IRQ_GPIOQ_1 (_NGPIOPIRQS + 1) # define TIVA_IRQ_GPIOQ_2 (_NGPIOPIRQS + 2) # define TIVA_IRQ_GPIOQ_3 (_NGPIOPIRQS + 3) # define TIVA_IRQ_GPIOQ_4 (_NGPIOPIRQS + 4) # define TIVA_IRQ_GPIOQ_5 (_NGPIOPIRQS + 5) # define TIVA_IRQ_GPIOQ_6 (_NGPIOPIRQS + 6) # define TIVA_IRQ_GPIOQ_7 (_NGPIOPIRQS + 7) # define _NGPIOQIRQS (_NGPIOPIRQS + 8) #else # define _NGPIOQIRQS _NGPIOPIRQS #endif #define NR_GPIO_IRQS (_NGPIOTIRQS - NR_IRQS) /**************************************************************************** * Public Types ****************************************************************************/ /**************************************************************************** * Public Data ****************************************************************************/ #ifndef __ASSEMBLY__ #ifdef __cplusplus extern "C" { #endif /**************************************************************************** * Public Function Prototypes ****************************************************************************/ #ifdef __cplusplus } #endif #endif #endif /* __ARCH_ARM_INCLUDE_TIVA_LM3S_IRQ_H */