9c0d2e1a3c
Purpose: make the the os crash when busyloop with interrupt disable Follow the arm gicv2 spec, if we want to use the IRQ and FIQ simultaneously when not using the processor Security Externsions. We should: 1. IRQ to Group 1 and FIQ to Group 0; 2. Set CICC_CTLR.FIQEn to 1; Then in NuttX: 1. implement the arm_decodefiq and directly crash in it; 2. provide interface to change the IRQ to FIQ, e.g. change the watchdog IRQ to FIQ, so the watchdog can trigger even with the interrupt disabled (up_irq_save() called); Signed-off-by: wangbowen6 <wangbowen6@xiaomi.com> Signed-off-by: zhangyuan21 <zhangyuan21@xiaomi.com> Signed-off-by: ligd <liguiding1@xiaomi.com> |
||
---|---|---|
.. | ||
a1x | ||
am335x | ||
arm | ||
armv6-m | ||
armv7-a | ||
armv7-m | ||
armv7-r | ||
armv8-m | ||
armv8-r | ||
at32 | ||
c5471 | ||
cxd56xx | ||
dm320 | ||
efm32 | ||
eoss3 | ||
fvp-v8r-aarch32 | ||
gd32f4 | ||
goldfish | ||
imx1 | ||
imx6 | ||
imxrt | ||
kinetis | ||
kl | ||
lc823450 | ||
lpc17xx_40xx | ||
lpc31xx | ||
lpc43xx | ||
lpc54xx | ||
lpc214x | ||
lpc2378 | ||
max326xx | ||
moxart | ||
mx8mp | ||
nrf52 | ||
nrf53 | ||
nrf91 | ||
nuc1xx | ||
phy62xx | ||
qemu | ||
rp2040 | ||
s32k1xx | ||
s32k3xx | ||
sam34 | ||
sama5 | ||
samd2l2 | ||
samd5e5 | ||
samv7 | ||
stm32 | ||
stm32f0l0g0 | ||
stm32f7 | ||
stm32h7 | ||
stm32l4 | ||
stm32l5 | ||
stm32u5 | ||
stm32wb | ||
stm32wl5 | ||
str71x | ||
tiva | ||
tlsr82 | ||
tms570 | ||
xmc4 | ||
.gitignore | ||
arch.h | ||
elf.h | ||
inttypes.h | ||
irq.h | ||
limits.h | ||
setjmp.h | ||
spinlock.h | ||
stdarg.h | ||
syscall.h | ||
types.h |