84 lines
3.5 KiB
C
84 lines
3.5 KiB
C
/****************************************************************************
|
|
* arch/risc-v/include/k210/irq.h
|
|
*
|
|
* Copyright (C) 2019 Masayuki Ishikawa. All rights reserved.
|
|
* Author: Masayuki Ishikawa <masayuki.ishikawa@gmail.com>
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
*
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in
|
|
* the documentation and/or other materials provided with the
|
|
* distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
|
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
|
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
|
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
|
|
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
|
|
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
|
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
****************************************************************************/
|
|
|
|
#ifndef __ARCH_RISCV_INCLUDE_K210_IRQ_H
|
|
#define __ARCH_RISCV_INCLUDE_K210_IRQ_H
|
|
|
|
/****************************************************************************
|
|
* Included Files
|
|
****************************************************************************/
|
|
|
|
#include <arch/irq.h>
|
|
|
|
/****************************************************************************
|
|
* Pre-processor Definitions
|
|
****************************************************************************/
|
|
|
|
/* Map RISC-V exception code to NuttX IRQ */
|
|
|
|
/* IRQ 0-15 : (exception:interrupt=0) */
|
|
|
|
#define K210_IRQ_IAMISALIGNED (0) /* Instruction Address Misaligned */
|
|
#define K210_IRQ_IAFAULT (1) /* Instruction Address Fault */
|
|
#define K210_IRQ_IINSTRUCTION (2) /* Illegal Instruction */
|
|
#define K210_IRQ_BPOINT (3) /* Break Point */
|
|
#define K210_IRQ_LAMISALIGNED (4) /* Load Address Misaligned */
|
|
#define K210_IRQ_LAFAULT (5) /* Load Access Fault */
|
|
#define K210_IRQ_SAMISALIGNED (6) /* Store/AMO Address Misaligned */
|
|
#define K210_IRQ_SAFAULT (7) /* Store/AMO Access Fault */
|
|
#define K210_IRQ_ECALLU (8) /* Environment Call from U-mode */
|
|
/* 9-10: Reserved */
|
|
|
|
#define K210_IRQ_ECALLM (11) /* Environment Call from M-mode */
|
|
/* 12-15: Reserved */
|
|
|
|
/* IRQ 16- : (async event:interrupt=1) */
|
|
|
|
#define K210_IRQ_ASYNC (16)
|
|
#define K210_IRQ_MSOFT (K210_IRQ_ASYNC + 3) /* Machine Software Int */
|
|
#define K210_IRQ_MTIMER (K210_IRQ_ASYNC + 7) /* Machine Timer Int */
|
|
#define K210_IRQ_MEXT (K210_IRQ_ASYNC + 11) /* Machine External Int */
|
|
|
|
/* Machine Global External Interrupt */
|
|
|
|
#ifdef CONFIG_K210_WITH_QEMU
|
|
#define K210_IRQ_UART0 (K210_IRQ_MEXT + 4)
|
|
#else
|
|
#define K210_IRQ_UART0 (K210_IRQ_MEXT + 33)
|
|
#endif
|
|
|
|
/* Total number of IRQs */
|
|
|
|
#define NR_IRQS (K210_IRQ_UART0 + 1)
|
|
|
|
#endif /* __ARCH_RISCV_INCLUDE_K210_IRQ_H */
|