103 lines
3.3 KiB
Plaintext
103 lines
3.3 KiB
Plaintext
############################################################################
|
|
# arch/xtensa/src/esp32s3/Make.defs
|
|
#
|
|
# Licensed to the Apache Software Foundation (ASF) under one or more
|
|
# contributor license agreements. See the NOTICE file distributed with
|
|
# this work for additional information regarding copyright ownership. The
|
|
# ASF licenses this file to you under the Apache License, Version 2.0 (the
|
|
# "License"); you may not use this file except in compliance with the
|
|
# License. You may obtain a copy of the License at
|
|
#
|
|
# http://www.apache.org/licenses/LICENSE-2.0
|
|
#
|
|
# Unless required by applicable law or agreed to in writing, software
|
|
# distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
|
|
# WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
|
|
# License for the specific language governing permissions and limitations
|
|
# under the License.
|
|
#
|
|
############################################################################
|
|
|
|
include chip/Bootloader.mk
|
|
|
|
# The start-up, "head", file. May be either a .S or a .c file.
|
|
|
|
HEAD_ASRC = xtensa_vectors.S xtensa_window_vector.S xtensa_windowspill.S
|
|
HEAD_ASRC += xtensa_int_handlers.S xtensa_user_handler.S
|
|
HEAD_CSRC = esp32s3_start.c
|
|
|
|
# Common XTENSA files (arch/xtensa/src/common)
|
|
|
|
CMN_ASRCS = xtensa_context.S xtensa_coproc.S xtensa_cpuint.S xtensa_panic.S
|
|
CMN_ASRCS += xtensa_sigtramp.S
|
|
|
|
CMN_CSRCS = xtensa_assert.c xtensa_blocktask.c xtensa_copystate.c
|
|
CMN_CSRCS += xtensa_cpenable.c xtensa_createstack.c xtensa_exit.c
|
|
CMN_CSRCS += xtensa_initialize.c xtensa_initialstate.c xtensa_interruptcontext.c
|
|
CMN_CSRCS += xtensa_irqdispatch.c xtensa_lowputs.c xtensa_mdelay.c
|
|
CMN_CSRCS += xtensa_modifyreg8.c xtensa_modifyreg16.c xtensa_modifyreg32.c
|
|
CMN_CSRCS += xtensa_puts.c xtensa_releasepending.c xtensa_releasestack.c
|
|
CMN_CSRCS += xtensa_reprioritizertr.c xtensa_schedsigaction.c
|
|
CMN_CSRCS += xtensa_sigdeliver.c xtensa_stackframe.c xtensa_udelay.c
|
|
CMN_CSRCS += xtensa_unblocktask.c xtensa_usestack.c xtensa_swint.c
|
|
CMN_CSRCS += xtensa_switchcontext.c
|
|
|
|
# Configuration-dependent common XTENSA files
|
|
|
|
ifeq ($(CONFIG_DEBUG_ALERT),y)
|
|
CMN_CSRCS += xtensa_dumpstate.c
|
|
endif
|
|
|
|
ifeq ($(CONFIG_SPINLOCK),y)
|
|
CMN_CSRCS += xtensa_testset.c
|
|
endif
|
|
|
|
ifeq ($(CONFIG_STACK_COLORATION),y)
|
|
CMN_CSRCS += xtensa_checkstack.c
|
|
endif
|
|
|
|
ifeq ($(CONFIG_XTENSA_SEMIHOSTING_HOSTFS),y)
|
|
CMN_ASRCS += xtensa_simcall.S
|
|
CMN_CSRCS += xtensa_hostfs.c
|
|
endif
|
|
|
|
# Required ESP32-S3 files (arch/xtensa/src/esp32s3)
|
|
|
|
CHIP_CSRCS = esp32s3_irq.c esp32s3_clockconfig.c esp32s3_region.c
|
|
CHIP_CSRCS += esp32s3_systemreset.c esp32s3_user.c esp32s3_allocateheap.c
|
|
CHIP_CSRCS += esp32s3_wdt.c esp32s3_gpio.c esp32s3_lowputc.c esp32s3_serial.c
|
|
|
|
# Configuration-dependent ESP32-S3 files
|
|
|
|
ifneq ($(CONFIG_ARCH_IDLE_CUSTOM),y)
|
|
CHIP_CSRCS += esp32s3_idle.c
|
|
endif
|
|
|
|
ifeq ($(CONFIG_SCHED_TICKLESS),y)
|
|
CHIP_CSRCS += esp32s3_tickless.c
|
|
else
|
|
CHIP_CSRCS += esp32s3_timerisr.c
|
|
endif
|
|
|
|
ifeq ($(CONFIG_ESP32S3_TIMER),y)
|
|
CHIP_CSRCS += esp32s3_tim.c
|
|
ifeq ($(CONFIG_TIMER),y)
|
|
CHIP_CSRCS += esp32s3_tim_lowerhalf.c
|
|
endif
|
|
endif
|
|
|
|
ifeq ($(CONFIG_WATCHDOG),y)
|
|
CHIP_CSRCS += esp32s3_wdt_lowerhalf.c
|
|
endif
|
|
|
|
ifeq ($(CONFIG_ESP32S3_ONESHOT),y)
|
|
CHIP_CSRCS += esp32s3_oneshot.c
|
|
ifeq ($(CONFIG_ONESHOT),y)
|
|
CHIP_CSRCS += esp32s3_oneshot_lowerhalf.c
|
|
endif
|
|
endif
|
|
|
|
ifeq ($(CONFIG_ESP32S3_FREERUN),y)
|
|
CHIP_CSRCS += esp32s3_freerun.c
|
|
endif
|