Huang Qi 384610b253 riscv: Add indirect CSRs for CLIC
Add indirect CSR registers for RISC-V Core-Local Interrupt Controller (CLIC) Privileged Architecture Extensions.

Refer to: https://github.com/riscv/riscv-fast-interrupt

Signed-off-by: Huang Qi <huangqi3@xiaomi.com>
2024-06-21 03:02:59 +08:00
..
2024-02-18 09:17:56 -08:00
2023-02-09 14:17:49 +08:00
2023-02-15 00:21:03 +08:00
2024-04-11 22:20:39 +08:00
2024-03-25 20:39:24 +08:00
2024-06-21 03:02:59 +08:00