f3f10a3b96
Gregory Nutt has submitted the SGA and we can migrate the licenses to Apache. Signed-off-by: Alin Jerpelea <alin.jerpelea@sony.com>
259 lines
15 KiB
C
259 lines
15 KiB
C
/****************************************************************************
|
|
* arch/mips/include/pic32mx/irq_5xx6xx7xx.h
|
|
*
|
|
* Licensed to the Apache Software Foundation (ASF) under one or more
|
|
* contributor license agreements. See the NOTICE file distributed with
|
|
* this work for additional information regarding copyright ownership. The
|
|
* ASF licenses this file to you under the Apache License, Version 2.0 (the
|
|
* "License"); you may not use this file except in compliance with the
|
|
* License. You may obtain a copy of the License at
|
|
*
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
|
*
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
|
|
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
|
|
* License for the specific language governing permissions and limitations
|
|
* under the License.
|
|
*
|
|
****************************************************************************/
|
|
|
|
/* This file should never be included directly but, rather, only indirectly
|
|
* through nuttx/irq.h
|
|
*/
|
|
|
|
#ifndef __ARCH_MIPS_INCLUDE_PIC32MX_IRQ_5XX6XX7XX_H
|
|
#define __ARCH_MIPS_INCLUDE_PIC32MX_IRQ_5XX6XX7XX_H
|
|
|
|
/****************************************************************************
|
|
* Included Files
|
|
****************************************************************************/
|
|
|
|
/****************************************************************************
|
|
* Pre-processor Definitions
|
|
****************************************************************************/
|
|
|
|
/* Interrupt vector numbers. These should be used to attach to interrupts
|
|
* and to change interrupt priorities.
|
|
*/
|
|
|
|
#define PIC32MX_IRQ_CT 0 /* Vector: 0, Core Timer Interrupt */
|
|
#define PIC32MX_IRQ_CS0 1 /* Vector: 1, Core Software Interrupt 0 */
|
|
#define PIC32MX_IRQ_CS1 2 /* Vector: 2, Core Software Interrupt 1 */
|
|
#define PIC32MX_IRQ_INT0 3 /* Vector: 3, External Interrupt 0 */
|
|
#define PIC32MX_IRQ_T1 4 /* Vector: 4, Timer 1 */
|
|
#define PIC32MX_IRQ_IC1 5 /* Vector: 5, Input Capture 1 */
|
|
#define PIC32MX_IRQ_OC1 6 /* Vector: 6, Output Compare 1 */
|
|
#define PIC32MX_IRQ_INT1 7 /* Vector: 7, External Interrupt 1 */
|
|
#define PIC32MX_IRQ_T2 8 /* Vector: 8, Timer 2 */
|
|
#define PIC32MX_IRQ_IC2 9 /* Vector: 9, Input Capture 2 */
|
|
#define PIC32MX_IRQ_OC2 10 /* Vector: 10, Output Compare 2 */
|
|
#define PIC32MX_IRQ_INT2 11 /* Vector: 11, External Interrupt 2 */
|
|
#define PIC32MX_IRQ_T3 12 /* Vector: 12, Timer 3 */
|
|
#define PIC32MX_IRQ_IC3 13 /* Vector: 13, Input Capture 3 */
|
|
#define PIC32MX_IRQ_OC3 14 /* Vector: 14, Output Compare 3 */
|
|
#define PIC32MX_IRQ_INT3 15 /* Vector: 15, External Interrupt 3 */
|
|
#define PIC32MX_IRQ_T4 16 /* Vector: 16, Timer 4 */
|
|
#define PIC32MX_IRQ_IC4 17 /* Vector: 17, Input Capture 4 */
|
|
#define PIC32MX_IRQ_OC4 18 /* Vector: 18, Output Compare 4 */
|
|
#define PIC32MX_IRQ_INT4 19 /* Vector: 19, External Interrupt 4 */
|
|
#define PIC32MX_IRQ_T5 20 /* Vector: 20, Timer 5 */
|
|
#define PIC32MX_IRQ_IC5 21 /* Vector: 21, Input Capture 5 */
|
|
#define PIC32MX_IRQ_OC5 22 /* Vector: 22, Output Compare 5 */
|
|
#define PIC32MX_IRQ_SPI1 23 /* Vector: 23, SPI1 */
|
|
#define PIC32MX_IRQ_VEC24 24 /* Vector: 24, UART1, SPI3, I2C3 */
|
|
# define PIC32MX_IRQ_U1 24 /* Vector: 24, UART1 */
|
|
# define PIC32MX_IRQ_SPI3 24 /* Vector: 24, SPI3 */
|
|
# define PIC32MX_IRQ_I2C3 24 /* Vector: 24, I2C3 */
|
|
#define PIC32MX_IRQ_I2C1 25 /* Vector: 25, I2C1 */
|
|
#define PIC32MX_IRQ_CN 26 /* Vector: 26, Input Change Interrupt */
|
|
#define PIC32MX_IRQ_AD1 27 /* Vector: 27, ADC1 Convert Done */
|
|
#define PIC32MX_IRQ_PMP 28 /* Vector: 28, Parallel Master Port */
|
|
#define PIC32MX_IRQ_CMP1 29 /* Vector: 29, Comparator Interrupt */
|
|
#define PIC32MX_IRQ_CMP2 30 /* Vector: 30, Comparator Interrupt */
|
|
#define PIC32MX_IRQ_VEC31 31 /* Vector: 31, UART3, SPI2, I2C4 */
|
|
# define PIC32MX_IRQ_U3 31 /* Vector: 31, UART3 */
|
|
# define PIC32MX_IRQ_SPI2 31 /* Vector: 31, SPI2 */
|
|
# define PIC32MX_IRQ_I2C4 31 /* Vector: 31, I2C4 */
|
|
#define PIC32MX_IRQ_VEC31 32 /* Vector: 32, UART2, SPI4, I2C5 */
|
|
# define PIC32MX_IRQ_U2 32 /* Vector: 32, UART2 */
|
|
# define PIC32MX_IRQ_SPI4 32 /* Vector: 32, SPI4 */
|
|
# define PIC32MX_IRQ_I2C5 32 /* Vector: 32, I2C5 */
|
|
#define PIC32MX_IRQ_I2C2 33 /* Vector: 33, I2C2 */
|
|
#define PIC32MX_IRQ_FSCM 34 /* Vector: 34, Fail-Safe Clock Monitor */
|
|
#define PIC32MX_IRQ_RTCC 35 /* Vector: 35, Real-Time Clock and Calendar */
|
|
#define PIC32MX_IRQ_DMA0 36 /* Vector: 36, DMA Channel 0 */
|
|
#define PIC32MX_IRQ_DMA1 37 /* Vector: 37, DMA Channel 1 */
|
|
#define PIC32MX_IRQ_DMA2 38 /* Vector: 38, DMA Channel 2 */
|
|
#define PIC32MX_IRQ_DMA3 39 /* Vector: 39, DMA Channel 3 */
|
|
#define PIC32MX_IRQ_DMA4 40 /* Vector: 40, DMA Channel 3 */
|
|
#define PIC32MX_IRQ_DMA5 41 /* Vector: 41, DMA Channel 3 */
|
|
#define PIC32MX_IRQ_DMA6 42 /* Vector: 42, DMA Channel 3 */
|
|
#define PIC32MX_IRQ_DMA7 43 /* Vector: 43, DMA Channel 3 */
|
|
#define PIC32MX_IRQ_FCE 44 /* Vector: 44, Flash Control Event */
|
|
#define PIC32MX_IRQ_USB 45 /* Vector: 45, USB Interrupt */
|
|
#define PIC32MX_IRQ_CAN1 46 /* Vector: 46, Control Area Network 1 */
|
|
#define PIC32MX_IRQ_CAN2 47 /* Vector: 47, Control Area Network 2 */
|
|
#define PIC32MX_IRQ_ETH 48 /* Vector: 48, Ethernet interrupt */
|
|
#define PIC32MX_IRQ_U4 49 /* Vector: 49, UART4 */
|
|
#define PIC32MX_IRQ_U6 50 /* Vector: 50, UART6 */
|
|
#define PIC32MX_IRQ_U5 51 /* Vector: 51, UART5 */
|
|
#define PIC32MX_IRQ_BAD 52 /* Not a real IRQ number */
|
|
#define NR_IRQS 52
|
|
|
|
/* Interrupt numbers. These should be used for enabling and disabling
|
|
* interrupt sources. Note that there are more interrupt sources than
|
|
* interrupt vectors and interrupt priorities. An offset of 128 is
|
|
* used so that there is no overlap with the IRQ numbers and to avoid
|
|
* errors due to misuse.
|
|
*/
|
|
|
|
#define PIC32MX_IRQSRC0_FIRST (128+0)
|
|
#define PIC32MX_IRQSRC_CT (128+0) /* Vector: 0, Core Timer Interrupt */
|
|
#define PIC32MX_IRQSRC_CS0 (128+1) /* Vector: 1, Core Software Interrupt 0 */
|
|
#define PIC32MX_IRQSRC_CS1 (128+2) /* Vector: 2, Core Software Interrupt 1 */
|
|
#define PIC32MX_IRQSRC_INT0 (128+3) /* Vector: 3, External Interrupt 0 */
|
|
#define PIC32MX_IRQSRC_T1 (128+4) /* Vector: 4, Timer 1 */
|
|
#define PIC32MX_IRQSRC_IC1 (128+5) /* Vector: 5, Input Capture 1 */
|
|
#define PIC32MX_IRQSRC_OC1 (128+6) /* Vector: 6, Output Compare 1 */
|
|
#define PIC32MX_IRQSRC_INT1 (128+7) /* Vector: 7, External Interrupt 1 */
|
|
#define PIC32MX_IRQSRC_T2 (128+8) /* Vector: 8, Timer 2 */
|
|
#define PIC32MX_IRQSRC_IC2 (128+9) /* Vector: 9, Input Capture 2 */
|
|
#define PIC32MX_IRQSRC_OC2 (128+10) /* Vector: 10, Output Compare 2 */
|
|
#define PIC32MX_IRQSRC_INT2 (128+11) /* Vector: 11, External Interrupt 2 */
|
|
#define PIC32MX_IRQSRC_T3 (128+12) /* Vector: 12, Timer 3 */
|
|
#define PIC32MX_IRQSRC_IC3 (128+13) /* Vector: 13, Input Capture 3 */
|
|
#define PIC32MX_IRQSRC_OC3 (128+14) /* Vector: 14, Output Compare 3 */
|
|
#define PIC32MX_IRQSRC_INT3 (128+15) /* Vector: 15, External Interrupt 3 */
|
|
#define PIC32MX_IRQSRC_T4 (128+16) /* Vector: 16, Timer 4 */
|
|
#define PIC32MX_IRQSRC_IC4 (128+17) /* Vector: 17, Input Capture 4 */
|
|
#define PIC32MX_IRQSRC_OC4 (128+18) /* Vector: 18, Output Compare 4 */
|
|
#define PIC32MX_IRQSRC_INT4 (128+19) /* Vector: 19, External Interrupt 4 */
|
|
#define PIC32MX_IRQSRC_T5 (128+20) /* Vector: 20, Timer 5 */
|
|
#define PIC32MX_IRQSRC_IC5 (128+21) /* Vector: 21, Input Capture 5 */
|
|
#define PIC32MX_IRQSRC_OC5 (128+22) /* Vector: 22, Output Compare 5 */
|
|
#define PIC32MX_IRQSRC_SPI1E (128+23) /* Vector: 23, SPI1 Fault */
|
|
#define PIC32MX_IRQSRC_SPI1RX (128+24) /* Vector: 23, " " Receive done */
|
|
#define PIC32MX_IRQSRC_SPI1TX (128+25) /* Vector: 23, " " Transfer done */
|
|
#define PIC32MX_IRQSRC_26 (128+26) /* Vector: 24, UART1, SPI3, I2C3 */
|
|
# define PIC32MX_IRQSRC_U1E (128+26) /* Vector: 24, UART1 Error */
|
|
# define PIC32MX_IRQSRC_SPI3E (128+26) /* Vector: 24, SPI3 Fault */
|
|
# define PIC32MX_IRQSRC_I2C3B (128+26) /* Vector: 24, I2C3 Bus collision event */
|
|
#define PIC32MX_IRQSRC_27 (128+27) /* Vector: 24, UART1, SPI3, I2C3 */
|
|
# define PIC32MX_IRQSRC_U1RX (128+27) /* Vector: 24, UART1 Receiver */
|
|
# define PIC32MX_IRQSRC_SPI3RX (128+27) /* Vector: 24, SPI3 Receive done */
|
|
# define PIC32MX_IRQSRC_I2C3S (128+27) /* Vector: 24, I2C3 Slave event */
|
|
#define PIC32MX_IRQSRC_28 (128+27) /* Vector: 24, UART1, SPI3, I2C3 */
|
|
# define PIC32MX_IRQSRC_U1TX (128+28) /* Vector: 24, UART1 Transmitter */
|
|
# define PIC32MX_IRQSRC_SPI3TX (128+28) /* Vector: 24, SPI3 Transfer done */
|
|
# define PIC32MX_IRQSRC_I2C3M (128+28) /* Vector: 24, I2C3 Master event */
|
|
#define PIC32MX_IRQSRC_I2C1B (128+29) /* Vector: 25, I2C1 Bus collision event*/
|
|
#define PIC32MX_IRQSRC_I2C1S (128+30) /* Vector: 25, " " Slave event */
|
|
#define PIC32MX_IRQSRC_I2C1M (128+31) /* Vector: 25, " " Master event */
|
|
#define PIC32MX_IRQSRC0_LAST (128+31)
|
|
|
|
#define PIC32MX_IRQSRC1_FIRST (128+32)
|
|
#define PIC32MX_IRQSRC_CN (128+32) /* Vector: 26, Input Change Interrupt */
|
|
#define PIC32MX_IRQSRC_AD1 (128+33) /* Vector: 27, ADC1 Convert Done */
|
|
#define PIC32MX_IRQSRC_PMP (128+34) /* Vector: 28, Parallel Master Port */
|
|
#define PIC32MX_IRQSRC_CMP1 (128+35) /* Vector: 29, Comparator Interrupt */
|
|
#define PIC32MX_IRQSRC_CMP2 (128+36) /* Vector: 30, Comparator Interrupt */
|
|
#define PIC32MX_IRQSRC_37 (128+37) /* Vector: 31, UART3, SPI2, I2C4 */
|
|
# define PIC32MX_IRQSRC_U3E (128+37) /* Vector: 31, UART3 Error */
|
|
# define PIC32MX_IRQSRC_SPI2E (128+37) /* Vector: 31, SPI2 Fault */
|
|
# define PIC32MX_IRQSRC_I2C4B (128+37) /* Vector: 31, I2C4 Bus collision event */
|
|
#define PIC32MX_IRQSRC_38 (128+38) /* Vector: 31, UART3, SPI2, I2C4 */
|
|
# define PIC32MX_IRQSRC_U3RX (128+38) /* Vector: 31, UART3 Receiver */
|
|
# define PIC32MX_IRQSRC_SPI2RX (128+38) /* Vector: 31, SPI2 Receive done */
|
|
# define PIC32MX_IRQSRC_I2C4S (128+38) /* Vector: 31, I2C4 Slave event */
|
|
#define PIC32MX_IRQSRC_39 (128+39) /* Vector: 31, UART3, SPI2, I2C4 */
|
|
# define PIC32MX_IRQSRC_U3TX (128+39) /* Vector: 31, UART3 Transmitter */
|
|
# define PIC32MX_IRQSRC_SPI2TX (128+39) /* Vector: 31, SPI2 Transfer done */
|
|
# define PIC32MX_IRQSRC_I2C4M (128+39) /* Vector: 31, I2C4 Master event */
|
|
#define PIC32MX_IRQSRC_40 (128+40) /* Vector: 32, UART2, SPI4, I2C5 */
|
|
# define PIC32MX_IRQSRC_U2E (128+40) /* Vector: 32, UART2 Error */
|
|
# define PIC32MX_IRQSRC_SPI4E (128+40) /* Vector: 32, SPI4 Fault */
|
|
# define PIC32MX_IRQSRC_I2C5B (128+40) /* Vector: 32, I2C5 Bus collision event */
|
|
#define PIC32MX_IRQSRC_41 (128+41) /* Vector: 32, UART2, SPI4, I2C5 */
|
|
# define PIC32MX_IRQSRC_U2RX (128+41) /* Vector: 32, UART2 Receiver */
|
|
# define PIC32MX_IRQSRC_SPI4RX (128+41) /* Vector: 32, SPI4 Receive done */
|
|
# define PIC32MX_IRQSRC_I2C5S (128+41) /* Vector: 32, I2C5 Slave event */
|
|
#define PIC32MX_IRQSRC_42 (128+42) /* Vector: 32, UART2, SPI4, I2C5 */
|
|
# define PIC32MX_IRQSRC_U2TX (128+42) /* Vector: 32, UART2 Transmitter */
|
|
# define PIC32MX_IRQSRC_SPI4TX (128+42) /* Vector: 32, SPI4 Transfer done */
|
|
# define PIC32MX_IRQSRC_I2C5M (128+42) /* Vector: 32, I2C5 Master event */
|
|
#define PIC32MX_IRQSRC_I2C2B (128+43) /* Vector: 33, I2C2 Bus collision event */
|
|
#define PIC32MX_IRQSRC_I2C2S (128+44) /* Vector: 33, " " Slave event */
|
|
#define PIC32MX_IRQSRC_I2C2M (128+45) /* Vector: 33, " " Master event */
|
|
#define PIC32MX_IRQSRC_FSCM (128+46) /* Vector: 34, Fail-Safe Clock Monitor */
|
|
#define PIC32MX_IRQSRC_RTCC (128+47) /* Vector: 35, Real-Time Clock and Calendar */
|
|
#define PIC32MX_IRQSRC_DMA0 (128+48) /* Vector: 36, DMA Channel 0 */
|
|
#define PIC32MX_IRQSRC_DMA1 (128+49) /* Vector: 37, DMA Channel 1 */
|
|
#define PIC32MX_IRQSRC_DMA2 (128+50) /* Vector: 38, DMA Channel 2 */
|
|
#define PIC32MX_IRQSRC_DMA3 (128+51) /* Vector: 39, DMA Channel 3 */
|
|
#define PIC32MX_IRQSRC_DMA4 (128+52) /* Vector: 40, DMA Channel 3 */
|
|
#define PIC32MX_IRQSRC_DMA5 (128+53) /* Vector: 41, DMA Channel 3 */
|
|
#define PIC32MX_IRQSRC_DMA6 (128+54) /* Vector: 42, DMA Channel 3 */
|
|
#define PIC32MX_IRQSRC_DMA7 (128+55) /* Vector: 43, DMA Channel 3 */
|
|
#define PIC32MX_IRQSRC_FCE (128+56) /* Vector: 44, Flash Control Event */
|
|
#define PIC32MX_IRQSRC_USB (128+57) /* Vector: 45, USB Interrupt */
|
|
#define PIC32MX_IRQSRC_CAN1 (128+58) /* Vector: 46, Control Area Network 1 */
|
|
#define PIC32MX_IRQSRC_CAN2 (128+59) /* Vector: 47, Control Area Network 2 */
|
|
#define PIC32MX_IRQSRC_ETH (128+60) /* Vector: 48, Ethernet interrupt */
|
|
#define PIC32MX_IRQSRC_IC1E (128+61) /* Vector: 5, Input capture 1 error */
|
|
#define PIC32MX_IRQSRC_IC2E (128+62) /* Vector: 9, Input capture 1 error */
|
|
#define PIC32MX_IRQSRC_IC3E (128+63) /* Vector: 13, Input capture 1 error */
|
|
#define PIC32MX_IRQSRC1_LAST (128+63)
|
|
|
|
#define PIC32MX_IRQSRC2_FIRST (128+64)
|
|
#define PIC32MX_IRQSRC_IC4E (128+64) /* Vector: 17, Input capture 1 error */
|
|
#define PIC32MX_IRQSRC_IC5E (128+65) /* Vector: 21, Input capture 1 error */
|
|
#define PIC32MX_IRQSRC_PMPE (128+66) /* Vector: 28, Parallel master port error */
|
|
#define PIC32MX_IRQSRC_U4E (128+67) /* Vector: 49, UART4 Error */
|
|
#define PIC32MX_IRQSRC_U4RX (128+68) /* Vector: 49, UART4 Receiver */
|
|
#define PIC32MX_IRQSRC_U4TX (128+69) /* Vector: 49, UART4 Transmitter */
|
|
#define PIC32MX_IRQSRC_U6E (128+70) /* Vector: 50, UART6 Error */
|
|
#define PIC32MX_IRQSRC_U6RX (128+71) /* Vector: 50, UART6 Receiver */
|
|
#define PIC32MX_IRQSRC_U6TX (128+72) /* Vector: 50, UART6 Transmitter */
|
|
#define PIC32MX_IRQSRC_U5E (128+73) /* Vector: 51, UART5 Error */
|
|
#define PIC32MX_IRQSRC_U5RX (128+74) /* Vector: 51, UART5 Receiver */
|
|
#define PIC32MX_IRQSRC_U5TX (128+75) /* Vector: 51, UART5 Transmitter */
|
|
#define PIC32MX_IRQSRC2_LAST (128+75)
|
|
|
|
#define PIC32MX_IRQSRC_FIRST PIC32MX_IRQSRC0_FIRST
|
|
#define PIC32MX_IRQSRC_LAST PIC32MX_IRQSRC2_LAST
|
|
|
|
/****************************************************************************
|
|
* Public Types
|
|
****************************************************************************/
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
/****************************************************************************
|
|
* Inline functions
|
|
****************************************************************************/
|
|
|
|
/****************************************************************************
|
|
* Public Data
|
|
****************************************************************************/
|
|
|
|
/****************************************************************************
|
|
* Public Function Prototypes
|
|
****************************************************************************/
|
|
|
|
#ifdef __cplusplus
|
|
#define EXTERN extern "C"
|
|
extern "C"
|
|
{
|
|
#else
|
|
#define EXTERN extern
|
|
#endif
|
|
|
|
#undef EXTERN
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif /* __ASSEMBLY__ */
|
|
#endif /* __ARCH_MIPS_INCLUDE_PIC32MX_IRQ_5XX6XX7XX_H */
|