2eb4fe5ffb
Squashed commit of the following:
configs/: Add . = ALIGN(4); before every .data section
configs/: Add . = ALIGN(4); before every ARM.extab section
configs/: Add . = ALIGN(4); before every definition of __exidx_start
configs/: Add . = ALIGN(4); before every .init_section.
configs/: Convert TABs to spaces in all ld linker scripts. This just makes things easier to modify with scripts because the files are more consistent.
148 lines
5.1 KiB
Plaintext
148 lines
5.1 KiB
Plaintext
/****************************************************************************
|
|
* configs/twr-k64f120m/scripts/ld.script
|
|
*
|
|
* Copyright (C) 2017 Gregory Nutt. All rights reserved.
|
|
* Author: Gregory Nutt <gnutt@nuttx.org>
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
*
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in
|
|
* the documentation and/or other materials provided with the
|
|
* distribution.
|
|
* 3. Neither the name NuttX nor the names of its contributors may be
|
|
* used to endorse or promote products derived from this software
|
|
* without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
|
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
|
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
|
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
|
|
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
|
|
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
|
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
****************************************************************************/
|
|
|
|
/* The MK64FN1M0VMD12 has 1MB of FLASH beginning at address 0x0000:0000 and
|
|
* 256KB of SRAM beginning at address 0x1fff:0000 (SRAM_L 64KB) and 0x2000:0000
|
|
* (SRAM_U 192KB).
|
|
*
|
|
* NOTE: that the first part of the K64 FLASH region is reserved for
|
|
* interrupt vectflash and, following that, is a region from 0x0000:0400
|
|
* to 0x0000:040f that is reserved for the FLASH control fields (FCF).
|
|
*
|
|
* NOTE: The on-chip RAM is split evenly among SRAM_L and SRAM_U. The RAM is
|
|
* also implemented such that the SRAM_L and SRAM_U ranges form a
|
|
* contiguous block in the memory map.
|
|
*/
|
|
|
|
MEMORY
|
|
{
|
|
vectflash (rx) : ORIGIN = 0x00000000, LENGTH = 1K
|
|
cfmprotect (rx) : ORIGIN = 0x00000400, LENGTH = 16
|
|
progflash (rx) : ORIGIN = 0x00000800, LENGTH = 1M - 2K
|
|
datasram (rwx) : ORIGIN = 0x1fff0000, LENGTH = 256K
|
|
}
|
|
|
|
OUTPUT_ARCH(arm)
|
|
EXTERN(_vectors)
|
|
ENTRY(_stext)
|
|
EXTERN(__flashconfigbytes)
|
|
SECTIONS
|
|
{
|
|
.vectors : {
|
|
_svectors = ABSOLUTE(.);
|
|
*(.vectors)
|
|
_evectors = ABSOLUTE(.);
|
|
} > vectflash
|
|
|
|
.cfmprotect : {
|
|
KEEP(*(.cfmconfig))
|
|
} > cfmprotect
|
|
|
|
.text : {
|
|
_stext = ABSOLUTE(.);
|
|
*(.text .text.*)
|
|
*(.fixup)
|
|
*(.gnu.warning)
|
|
*(.rodata .rodata.*)
|
|
*(.gnu.linkonce.t.*)
|
|
*(.glue_7)
|
|
*(.glue_7t)
|
|
*(.got)
|
|
*(.gcc_except_table)
|
|
*(.gnu.linkonce.r.*)
|
|
_etext = ABSOLUTE(.);
|
|
} > progflash
|
|
|
|
. = ALIGN(4);
|
|
.init_section : {
|
|
_sinit = ABSOLUTE(.);
|
|
*(.init_array .init_array.*)
|
|
_einit = ABSOLUTE(.);
|
|
} > progflash
|
|
|
|
. = ALIGN(4);
|
|
.ARM.extab : {
|
|
*(.ARM.extab*)
|
|
} > progflash
|
|
|
|
. = ALIGN(4);
|
|
__exidx_start = ABSOLUTE(.);
|
|
.ARM.exidx : {
|
|
*(.ARM.exidx*)
|
|
} > progflash
|
|
__exidx_end = ABSOLUTE(.);
|
|
|
|
. = ALIGN(4);
|
|
.data : {
|
|
_sdata = ABSOLUTE(.);
|
|
*(.data .data.*)
|
|
*(.gnu.linkonce.d.*)
|
|
CONSTRUCTORS
|
|
_edata = ABSOLUTE(.);
|
|
} > datasram AT > progflash
|
|
|
|
_eronly = LOADADDR(.data);
|
|
|
|
.ramfunc ALIGN(4): {
|
|
_sramfuncs = ABSOLUTE(.);
|
|
*(.ramfunc .ramfunc.*)
|
|
_eramfuncs = ABSOLUTE(.);
|
|
} > datasram AT > progflash
|
|
|
|
_framfuncs = LOADADDR(.ramfunc);
|
|
|
|
.bss : {
|
|
_sbss = ABSOLUTE(.);
|
|
*(.bss .bss.*)
|
|
*(.gnu.linkonce.b.*)
|
|
*(COMMON)
|
|
_ebss = ABSOLUTE(.);
|
|
} > datasram
|
|
|
|
/* Stabs debugging sections. */
|
|
.stab 0 : { *(.stab) }
|
|
.stabstr 0 : { *(.stabstr) }
|
|
.stab.excl 0 : { *(.stab.excl) }
|
|
.stab.exclstr 0 : { *(.stab.exclstr) }
|
|
.stab.index 0 : { *(.stab.index) }
|
|
.stab.indexstr 0 : { *(.stab.indexstr) }
|
|
.comment 0 : { *(.comment) }
|
|
.debug_abbrev 0 : { *(.debug_abbrev) }
|
|
.debug_info 0 : { *(.debug_info) }
|
|
.debug_line 0 : { *(.debug_line) }
|
|
.debug_pubnames 0 : { *(.debug_pubnames) }
|
|
.debug_aranges 0 : { *(.debug_aranges) }
|
|
}
|