| .. |
|
chip
|
SAMV7 QSPI: Use of CPHA in mode settings was inverted
|
2015-08-31 10:05:41 -06:00 |
|
chip.h
|
SAMV7 EMAC: Fix alignment issue: RX buffers need to be invalidated. This means the alignment of buffers must be at least to the data cache line size at both ends of the buffer
|
2015-03-28 13:09:01 -06:00 |
|
Kconfig
|
SAMV7 QSPI: Delays need to be in units of nsec, not usec. Default delays should be 0 nsec
|
2015-09-01 11:16:09 -06:00 |
|
Make.defs
|
arch/arm/src/up_iternal.h and several ARM Make.defs files: In the original implementation, NOT defined(CONFIG_ARMV7M_CMNVECTOR) was a sufficient test to determine if lazy floating point register saving was being used. But recents changes added common lazy register as well so now that test must be (NOT defined(CONFIG_ARMV7M_CMNVECTOR) || defined(CONFIG_ARMV7M_LAZYFPU)).
|
2015-08-31 08:40:02 -06:00 |
|
sam_allocateheap.c
|
Make some file section headers more consistent with standard
|
2015-04-08 08:04:12 -06:00 |
|
sam_clockconfig.c
|
SAMV7 USBHS DCD: Add logic to detect high speed mode; use DEBUGASSERT to check input parameters
|
2015-08-22 08:58:38 -06:00 |
|
sam_clockconfig.h
|
SAMV7 USB: USB must be enabled before PMC 480MHz clock is enabled
|
2015-08-11 15:48:26 -06:00 |
|
sam_config.h
|
SAMV7 SPI Slave: Add a basic driver framework for SPI slave. Still a lot of missing logic
|
2015-08-09 12:04:43 -06:00 |
|
sam_emac.c
|
Update some comments
|
2015-08-27 08:19:26 -06:00 |
|
sam_ethernet.c
|
SAMV7: Quick'n'dirty port of the SAMA5D4 Ethernet MAC driver to the SAMV7. Still some unresovled issues with DCache handling
|
2015-03-16 13:51:37 -06:00 |
|
sam_ethernet.h
|
SAMV7: Add a sneak internal interface that will allow us to set the MAC address before NSH even starts
|
2015-03-18 17:23:40 -06:00 |
|
sam_gpio.c
|
SAMV7: Fix a errort in GPIO bit encoding. Correct naming of a variable
|
2015-04-04 16:54:53 -06:00 |
|
sam_gpio.h
|
Remove executable flag from more .c and .h files
|
2015-04-09 08:20:57 -06:00 |
|
sam_gpioirq.c
|
Make some file section headers more consistent with standard
|
2015-04-08 08:04:12 -06:00 |
|
sam_hsmci_clkdiv.c
|
Remove executable flag from more .c and .h files
|
2015-04-09 08:20:57 -06:00 |
|
sam_hsmci.c
|
Make some file section headers more consistent with standard
|
2015-04-08 08:04:12 -06:00 |
|
sam_hsmci.h
|
Make some file section headers more consistent with standard
|
2015-04-08 08:04:12 -06:00 |
|
sam_irq.c
|
All ARMV7-M IRQ setup: Always set the NVIC vector table address. This is needed in cases where the code is running with a bootload and when the code is running from RAM. It is also needed by the logic of up_ramvec_initialize() which gets the vector base address from the NVIC. Suggested by Pavel Pisa
|
2015-08-21 08:42:24 -06:00 |
|
sam_lowputc.c
|
Back out another error introduced with commit 02c33f66c5a8be774034cd40e4125e9323c7b4d8. Causes an infinite loop in up_lowputc().
|
2015-06-22 07:48:29 -06:00 |
|
sam_lowputc.h
|
Make some file section headers more consistent with standard
|
2015-04-08 08:04:12 -06:00 |
|
sam_mcan.c
|
SAMV7 MCAN: When bitrate is changed, the MCAN has to be reset and there are lots of issues related to getting back to a healthy state if there is multithreaded access to the MCAN device. This commit handles a few of those issues, but there are more
|
2015-08-18 11:56:07 -06:00 |
|
sam_mcan.h
|
SAMV7 MCAN: Remove SAMA5 kruft; beginning of some interrupt logic
|
2015-08-03 13:50:02 -06:00 |
|
sam_mpuinit.h
|
Make some file section headers more consistent with standard
|
2015-04-08 08:04:12 -06:00 |
|
sam_periphclks.h
|
SAMV71: Add PMC register definition header files
|
2015-03-06 14:58:13 -06:00 |
|
sam_qspi.c
|
SAMV7 QSPI: Back out part of last change; byte access are necessary. Correct write to the IAR register
|
2015-09-06 11:24:43 -06:00 |
|
sam_qspi.h
|
SAMV71 QSPI: Use new QSPI interface. Can't use SPI interface as planned; the hardware architectue is too different
|
2015-08-25 15:23:59 -06:00 |
|
sam_serial.c
|
SAMA5 Serial: Reading IMR and disabling interrupt must be atomic
|
2015-04-08 15:27:31 -06:00 |
|
sam_spi_slave.c
|
SAMV7: SPI Slave fixes
|
2015-09-29 09:13:36 -06:00 |
|
sam_spi.c
|
SAMV71: Fix SPI compilation errors when SPI DMA is enabled
|
2015-09-29 07:31:21 -06:00 |
|
sam_spi.h
|
Rename sam_spi_slave_initialize to up_spi_slave_initialize for better symmety with the Master SPI interface definition
|
2015-08-09 17:41:55 -06:00 |
|
sam_ssc.c
|
Two r's and only two r's in the word interrupt
|
2015-04-23 14:04:43 -06:00 |
|
sam_ssc.h
|
SAMV71: Quick'n'dirty port of the SAMA5 SSC driver to the SAM7. The IP is compatible but there are still some DMA- and Cache-related issues that need to be worked out.
|
2015-03-12 16:00:38 -06:00 |
|
sam_start.c
|
Create a src directory for the STM32F7 (not much in it yet)
|
2015-07-15 14:32:28 -06:00 |
|
sam_start.h
|
Make some file section headers more consistent with standard
|
2015-04-08 08:04:12 -06:00 |
|
sam_timerisr.c
|
SAMV7: Add basic clock and timer ISR configuration logic
|
2015-03-07 10:32:47 -06:00 |
|
sam_twihs.c
|
Cosmetic: Move # of pre-processior command to column 1
|
2015-09-05 09:07:37 -06:00 |
|
sam_twihs.h
|
SAMV7: Add TWI/I2C driver (untested)
|
2015-03-12 10:58:11 -06:00 |
|
sam_usbdev.h
|
SAMV7: A little more USB-related stuff
|
2015-03-21 08:54:01 -06:00 |
|
sam_usbdevhs.c
|
SAMV7 USBHS DCD: Add logic to detect high speed mode; use DEBUGASSERT to check input parameters
|
2015-08-22 08:58:38 -06:00 |
|
sam_userspace.h
|
Make some file section headers more consistent with standard
|
2015-04-08 08:04:12 -06:00 |
|
sam_xdmac.c
|
SAMV7: Use D-Cache clean/flush/invalidate by range in EMAC and XDMAC drivers
|
2015-03-17 09:28:27 -06:00 |
|
sam_xdmac.h
|
SAMV7 QSPI: Add DMA transfer support
|
2015-08-29 10:02:59 -06:00 |
|
samv71_periphclks.h
|
Update comments and README
|
2015-04-05 07:22:46 -06:00 |
