e77b06721b
N/A Summary: Arm64 support for NuttX, Features supported: 1. Cortex-a53 single core and SMP support: it's can run into nsh shell at qemu virt machine. 2. qemu-a53 board configuration support: it's only for evaluate propose 3. FPU support for armv8-a: FPU context switching at NEON/floating-point TRAP is supported. 4. psci interface, armv8 cache operation(data cache) and smccc support. 5. fix mass code style issue, thank for @xiaoxiang781216, @hartmannathan @pkarashchenko Please refer to boards/arm64/qemu/qemu-a53/README.txt for detail Note: 1. GCC MACOS issue The GCC 11.2 toolchain for MACOS may get crash while compiling float operation function, the following link describe the issue and give analyse at the issue: https://bugs.linaro.org/show_bug.cgi?id=5825 it's seem GCC give a wrong instruction at certain machine which without architecture features the new toolchain is not available still, so just disable the MACOS cibuild check at present Signed-off-by: qinwei1 <qinwei1@xiaomi.com>
83 lines
2.6 KiB
C
83 lines
2.6 KiB
C
/****************************************************************************
|
|
* arch/arm64/include/limits.h
|
|
*
|
|
* Licensed to the Apache Software Foundation (ASF) under one or more
|
|
* contributor license agreements. See the NOTICE file distributed with
|
|
* this work for additional information regarding copyright ownership. The
|
|
* ASF licenses this file to you under the Apache License, Version 2.0 (the
|
|
* "License"); you may not use this file except in compliance with the
|
|
* License. You may obtain a copy of the License at
|
|
*
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
|
*
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
|
|
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
|
|
* License for the specific language governing permissions and limitations
|
|
* under the License.
|
|
*
|
|
****************************************************************************/
|
|
|
|
#ifndef __ARCH_ARM64_INCLUDE_LIMITS_H
|
|
#define __ARCH_ARM64_INCLUDE_LIMITS_H
|
|
|
|
/****************************************************************************
|
|
* Included Files
|
|
****************************************************************************/
|
|
|
|
/****************************************************************************
|
|
* Pre-processor Prototypes
|
|
****************************************************************************/
|
|
|
|
#define CHAR_BIT 8
|
|
#define SCHAR_MIN (-SCHAR_MAX - 1)
|
|
#define SCHAR_MAX 127
|
|
#define UCHAR_MAX 255
|
|
|
|
/* These could be different on machines where char is unsigned */
|
|
|
|
#ifdef __CHAR_UNSIGNED__
|
|
# define CHAR_MIN 0
|
|
# define CHAR_MAX UCHAR_MAX
|
|
#else
|
|
# define CHAR_MIN SCHAR_MIN
|
|
# define CHAR_MAX SCHAR_MAX
|
|
#endif
|
|
|
|
#define SHRT_MIN (-SHRT_MAX - 1)
|
|
#define SHRT_MAX 32767
|
|
#define USHRT_MAX 65535U
|
|
|
|
#define INT_MIN (-INT_MAX - 1)
|
|
#define INT_MAX 2147483647
|
|
#define UINT_MAX 4294967295U
|
|
|
|
/* For 64-bit arm64 with LP64, long is identical to long long */
|
|
|
|
#define LONG_MIN LLONG_MIN
|
|
#define LONG_MAX LLONG_MAX
|
|
#define ULONG_MAX ULLONG_MAX
|
|
|
|
#define LLONG_MIN (-LLONG_MAX - 1)
|
|
#define LLONG_MAX 9223372036854775807LL
|
|
#define ULLONG_MAX 18446744073709551615ULL
|
|
|
|
/* A pointer is 8 bytes */
|
|
|
|
#define PTR_MIN (-PTR_MAX - 1)
|
|
#define PTR_MAX LLONG_MAX
|
|
#define UPTR_MAX ULLONG_MAX
|
|
|
|
#if !defined(__WCHAR_TYPE__)
|
|
# define WCHAR_MIN INT_MIN
|
|
# define WCHAR_MAX INT_MAX
|
|
#elif defined(__WCHAR_UNSIGNED__)
|
|
# define WCHAR_MIN 0
|
|
# define WCHAR_MAX __WCHAR_MAX__
|
|
#else
|
|
# define WCHAR_MIN (-__WCHAR_MAX__ - 1)
|
|
# define WCHAR_MAX __WCHAR_MAX__
|
|
#endif
|
|
|
|
#endif /* __ARCH_ARM64_INCLUDE_LIMITS_H */
|