| .. |
|
esp32
|
arch/xtensa/esp32: Add support for RTC IRQs
|
2023-01-21 12:27:35 +08:00 |
|
esp32s2
|
libc/machine/xtensa: make longjmp safe against context switch
|
2022-11-22 19:34:44 +01:00 |
|
esp32s3
|
libc/machine/xtensa: make longjmp safe against context switch
|
2022-11-22 19:34:44 +01:00 |
|
lx6
|
arch: xtensa: Author Gregory Nutt: update licenses to Apache
|
2021-04-02 03:14:31 -05:00 |
|
lx7
|
xtensa: Add initial support for ESP32-S3
|
2022-01-27 13:46:50 -03:00 |
|
xtensa
|
arch/xtensa: Refactor the differences in ABI calls.
|
2022-06-15 18:07:51 +03:00 |
|
.gitignore
|
Remove exra whitespace from files (#189)
|
2020-01-31 09:24:49 -06:00 |
|
arch.h
|
arch: Move up_getsp from arch.h to irq.h
|
2022-07-01 10:44:55 -03:00 |
|
elf.h
|
xtensa: Implement a few relocations
|
2020-03-16 07:54:49 -06:00 |
|
inttypes.h
|
arch: Omni Hoverboards: update licenses to Apache
|
2021-09-28 04:37:38 -07:00 |
|
irq.h
|
xtensa: Define COMMON_CTX_REGS for chips without FPU (e.g. ESP32-S2)
|
2022-10-27 23:28:47 +08:00 |
|
limits.h
|
arch: Define WCHAR_[MIN|MAX] in arch/include/limits.h
|
2022-06-03 22:25:49 +03:00 |
|
loadstore.h
|
esp32: emulate byte access for module text
|
2020-03-16 07:54:49 -06:00 |
|
setjmp.h
|
xtensa: add setjmp.h include file
|
2021-11-17 02:23:45 -06:00 |
|
simcall.h
|
xtensa: Implement simcall
|
2020-03-12 09:03:31 -05:00 |
|
spinlock.h
|
arch&boards/xtensa: Fix some typos, references to STM/ARM code and
|
2020-08-27 05:48:55 -07:00 |
|
stdarg.h
|
arch:xtensa: add arch stdarg.h include file for xtensa
|
2021-08-09 17:58:25 -03:00 |
|
syscall.h
|
xtensa: Add missing input operand on sys_call6 inline ASM
|
2022-05-18 15:46:57 +02:00 |
|
types.h
|
arch: Add _wchar_t typedef like other basic types
|
2021-12-09 16:57:23 +09:00 |
