169 lines
4.7 KiB
Plaintext
169 lines
4.7 KiB
Plaintext
############################################################################
|
|
# arch/arm/src/samd5e5/Make.defs
|
|
#
|
|
# Copyright (C) 2018 Gregory Nutt. All rights reserved.
|
|
# Author: Gregory Nutt <gnutt@nuttx.org>
|
|
#
|
|
# Redistribution and use in source and binary forms, with or without
|
|
# modification, are permitted provided that the following conditions
|
|
# are met:
|
|
#
|
|
# 1. Redistributions of source code must retain the above copyright
|
|
# notice, this list of conditions and the following disclaimer.
|
|
# 2. Redistributions in binary form must reproduce the above copyright
|
|
# notice, this list of conditions and the following disclaimer in
|
|
# the documentation and/or other materials provided with the
|
|
# distribution.
|
|
# 3. Neither the name NuttX nor the names of its contributors may be
|
|
# used to endorse or promote products derived from this software
|
|
# without specific prior written permission.
|
|
#
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
|
# FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
|
# COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
# INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
|
# BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
|
|
# OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
|
|
# AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
# LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
|
# ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
# POSSIBILITY OF SUCH DAMAGE.
|
|
#
|
|
############################################################################
|
|
|
|
# The start-up, "head", file
|
|
|
|
HEAD_ASRC =
|
|
|
|
# Common ARM and Cortex-M4 files
|
|
|
|
CMN_UASRCS =
|
|
CMN_UCSRCS =
|
|
|
|
CMN_ASRCS = up_saveusercontext.S up_fullcontextrestore.S up_switchcontext.S
|
|
CMN_ASRCS += up_testset.S up_fetchadd.S vfork.S
|
|
|
|
CMN_CSRCS = up_allocateheap.c up_assert.c up_blocktask.c up_copyfullstate.c
|
|
CMN_CSRCS += up_createstack.c up_mdelay.c up_udelay.c up_exit.c
|
|
CMN_CSRCS += up_initialize.c up_initialstate.c up_interruptcontext.c
|
|
CMN_CSRCS += up_memfault.c up_modifyreg8.c up_modifyreg16.c up_modifyreg32.c
|
|
CMN_CSRCS += up_releasepending.c up_releasestack.c up_reprioritizertr.c
|
|
CMN_CSRCS += up_schedulesigaction.c up_sigdeliver.c up_stackframe.c
|
|
CMN_CSRCS += up_unblocktask.c up_usestack.c up_doirq.c up_hardfault.c
|
|
CMN_CSRCS += up_svcall.c up_vfork.c
|
|
|
|
# Configuration-dependent common files
|
|
|
|
ifeq ($(CONFIG_ARMV7M_LAZYFPU),y)
|
|
CMN_ASRCS += up_lazyexception.S
|
|
else
|
|
CMN_ASRCS += up_exception.S
|
|
endif
|
|
CMN_CSRCS += up_vectors.c
|
|
|
|
ifeq ($(CONFIG_ARCH_RAMVECTORS),y)
|
|
CMN_CSRCS += up_ramvec_initialize.c up_ramvec_attach.c
|
|
endif
|
|
|
|
ifeq ($(CONFIG_BUILD_PROTECTED),y)
|
|
CMN_CSRCS += up_mpu.c up_task_start.c up_pthread_start.c
|
|
ifneq ($(CONFIG_DISABLE_SIGNALS),y)
|
|
CMN_CSRCS += up_signal_dispatch.c
|
|
CMN_UASRCS += up_signal_handler.S
|
|
endif
|
|
endif
|
|
|
|
ifeq ($(CONFIG_ARCH_FPU),y)
|
|
CMN_ASRCS += up_fpu.S
|
|
CMN_CSRCS += up_copyarmstate.c
|
|
endif
|
|
|
|
ifeq ($(CONFIG_STACK_COLORATION),y)
|
|
CMN_CSRCS += up_checkstack.c
|
|
endif
|
|
|
|
# Required SAMD5x/E5x files
|
|
|
|
CHIP_ASRCS =
|
|
CHIP_CSRCS = sam_clockconfig.c sam_cmcc.c sam_gclk.c sam_irq.c
|
|
CHIP_CSRCS += sam_lowputc.c sam_port.c sam_serial.c sam_sercom.c sam_start.c
|
|
CHIP_CSRCS += sam_usart.c
|
|
|
|
# Configuration-dependent SAMD5x/E5x files
|
|
|
|
ifneq ($(CONFIG_SCHED_TICKLESS),y)
|
|
CHIP_CSRCS += sam_timerisr.c
|
|
endif
|
|
|
|
ifeq ($(CONFIG_SAMD5E5_TC),y)
|
|
CHIP_CSRCS += sam_tc.c
|
|
|
|
ifeq ($(CONFIG_SAMD5E5_ONESHOT),y)
|
|
CHIP_CSRCS += sam_oneshot.c sam_oneshot_lowerhalf.c
|
|
endif # CONFIG_SAMD5E5_ONESHOT
|
|
|
|
ifeq ($(CONFIG_SAMD5E5_FREERUN),y)
|
|
CHIP_CSRCS += sam_freerun.c
|
|
endif # CONFIG_SAMD5E5_FREERUN
|
|
|
|
ifeq ($(CONFIG_SCHED_TICKLESS),y)
|
|
CHIP_CSRCS += sam_tickless.c
|
|
endif # CONFIG_SCHED_TICKLESS
|
|
endif # CONFIG_SAMD5E5_TC
|
|
|
|
ifeq ($(CONFIG_BUILD_PROTECTED),y)
|
|
CHIP_CSRCS += sam_userspace.c sam_mpuinit.c
|
|
endif
|
|
|
|
ifeq ($(CONFIG_SAMD5E5_EIC),y)
|
|
CHIP_CSRCS += sam_eic.c
|
|
endif
|
|
|
|
ifeq ($(CONFIG_SAMD5E5_CMCC),y)
|
|
CHIP_CSRCS += sam_cmcc.c
|
|
endif
|
|
|
|
ifeq ($(CONFIG_SAMD5E5_DMAC),y)
|
|
CHIP_CSRCS += sam_dmac.c
|
|
endif
|
|
|
|
ifneq ($(CONFIG_ARCH_IDLE_CUSTOM),y)
|
|
CHIP_CSRCS += sam_idle.c
|
|
endif
|
|
|
|
ifeq ($(CONFIG_SAMD5E5_HAVE_SPI),y)
|
|
CHIP_CSRCS += sam_spi.c
|
|
endif
|
|
|
|
ifeq ($(CONFIG_SAMD5E5_HAVE_I2C_MASTER),y)
|
|
CHIP_CSRCS += sam_i2c_master.c
|
|
endif
|
|
|
|
ifeq ($(CONFIG_SAMD5E5_WDT),y)
|
|
CHIP_CSRCS += sam_wdt.c
|
|
endif
|
|
|
|
ifeq ($(CONFIG_SAMD5E5_GMAC),y)
|
|
CHIP_CSRCS += sam_gmac.c
|
|
endif
|
|
|
|
ifeq ($(CONFIG_SAMD5E5_USB),y)
|
|
CHIP_CSRCS += sam_usb.c
|
|
endif
|
|
|
|
ifeq ($(CONFIG_SAMD5E5_SDHC0),y)
|
|
CHIP_CSRCS += sam_sdhc.c
|
|
else ifeq ($(CONFIG_SAMD5E5_SDHC1),y)
|
|
CHIP_CSRCS += sam_sdhc.c
|
|
endif
|
|
|
|
ifeq ($(CONFIG_SAMD5E5_AES),y)
|
|
CHIP_CSRCS += sam_aes.c
|
|
endif
|
|
|
|
ifeq ($(CONFIG_SAMD5E5_RTC),y)
|
|
CHIP_CSRCS += sam_rtc.c
|
|
endif
|