1eca39eacc
Rust/D support for RISC-V is broken after https://github.com/apache/nuttx/pull/11549, since the target triple is quite different bewteen Rust/D toolchain and GCC, only few RISC-V targets are supported by Rust toolchain now, so it's better to construct target triple in Rust.defs/D.defs for RISC-V.
77 lines
2.4 KiB
Plaintext
77 lines
2.4 KiB
Plaintext
############################################################################
|
|
# tools/D.defs
|
|
#
|
|
# Licensed to the Apache Software Foundation (ASF) under one or more
|
|
# contributor license agreements. See the NOTICE file distributed with
|
|
# this work for additional information regarding copyright ownership. The
|
|
# ASF licenses this file to you under the Apache License, Version 2.0 (the
|
|
# "License"); you may not use this file except in compliance with the
|
|
# License. You may obtain a copy of the License at
|
|
#
|
|
# http://www.apache.org/licenses/LICENSE-2.0
|
|
#
|
|
# Unless required by applicable law or agreed to in writing, software
|
|
# distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
|
|
# WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
|
|
# License for the specific language governing permissions and limitations
|
|
# under the License.
|
|
#
|
|
############################################################################
|
|
|
|
DC := ldmd2
|
|
|
|
DFLAGS := -i
|
|
|
|
ifeq ($(CONFIG_DEBUG_SYMBOLS),y)
|
|
DFLAGS += -g
|
|
endif
|
|
|
|
ifeq ($(CONFIG_DEBUG_NOOPT),y)
|
|
DFLAGS += -O
|
|
endif
|
|
|
|
# Special handling for the SIM
|
|
|
|
ifeq ($(CONFIG_ARCH_SIM),y)
|
|
ifeq ($(CONFIG_HOST_LINUX),y)
|
|
ifeq ($(LLVM_ARCHTYPE),x86)
|
|
# Only for x86 based host or x64 but m32 build
|
|
DFLAGS += -mtriple=i686-unknown-linux-$(LLVM_ABITYPE)
|
|
else
|
|
# For other archs, such as aarch64, arm etc
|
|
DFLAGS += -mtriple=$(LLVM_ARCHTYPE)-unknown-linux-$(LLVM_ABITYPE)
|
|
DFLAGS += -mcpu=$(LLVM_CPUTYPE)
|
|
endif
|
|
else ifeq ($(CONFIG_HOST_MACOS),y)
|
|
DFLAGS += -mtriple=$(LLVM_ARCHTYPE)-apple-$(LLVM_ABITYPE)
|
|
endif
|
|
else ifeq ($(CONFIG_ARCH_RISCV),y)
|
|
# Traget triple is riscv[32|64][isa]-unknown-none-elf
|
|
|
|
D_ARCHTYPE = $(LLVM_ARCHTYPE)i
|
|
ifeq ($(CONFIG_ARCH_RV_ISA_M),y)
|
|
D_ARCHTYPE := $(D_ARCHTYPE)m
|
|
endif
|
|
ifeq ($(CONFIG_ARCH_RV_ISA_A),y)
|
|
D_ARCHTYPE := $(D_ARCHTYPE)a
|
|
endif
|
|
ifeq ($(CONFIG_ARCH_RV_ISA_F),y)
|
|
D_ARCHTYPE := $(D_ARCHTYPE)f
|
|
endif
|
|
ifeq ($(CONFIG_ARCH_RV_ISA_D),y)
|
|
D_ARCHTYPE := $(D_ARCHTYPE)d
|
|
endif
|
|
ifeq ($(CONFIG_ARCH_RV_ISA_C),y)
|
|
D_ARCHTYPE := $(D_ARCHTYPE)c
|
|
endif
|
|
|
|
DFLAGS += -mtriple=$(D_ARCHTYPE)-unknown-none-elf
|
|
DFLAGS += -mattr=+m,+a,+f,+d,+c -mabi=ilp32d
|
|
DFLAGS += -mcpu=generic-rv32
|
|
else
|
|
# For arm, but there are some other archs not support yet,
|
|
# such as xtensa, x86 bare metal, etc.
|
|
DFLAGS += -mtriple=$(LLVM_ARCHTYPE)-none-$(LLVM_ABITYPE)
|
|
DFLAGS += -mcpu=$(LLVM_CPUTYPE)
|
|
endif
|