4ec7af779d
When I try to set priorities in certain programs, such as init_priority(HIGH_PRIORITY), I've noticed that during linking, there's no guarantee that the programs will be compiled in the sequence I've specified based on priority. This has led to some runtime errors in my program. I realized that in the ld file, when initializing dynamic arrays, there's no assurance of initializing init_array.* before init_array. This has resulted in runtime errors in the program. Consequently, I've rearranged the init_array.* in the ld file of NuttX to be placed before init_array and added a SORT operation to init_array.* to ensure accurate initialization based on priorities during linking.
126 lines
3.5 KiB
Plaintext
126 lines
3.5 KiB
Plaintext
/****************************************************************************
|
|
* boards/arm/imx6/sabre-6quad/scripts/dramboot.ld
|
|
*
|
|
* Licensed to the Apache Software Foundation (ASF) under one or more
|
|
* contributor license agreements. See the NOTICE file distributed with
|
|
* this work for additional information regarding copyright ownership. The
|
|
* ASF licenses this file to you under the Apache License, Version 2.0 (the
|
|
* "License"); you may not use this file except in compliance with the
|
|
* License. You may obtain a copy of the License at
|
|
*
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
|
*
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
|
|
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
|
|
* License for the specific language governing permissions and limitations
|
|
* under the License.
|
|
*
|
|
****************************************************************************/
|
|
|
|
/* The i.MX6 has 256 KB of OCRAM beginning at virtual address 0x0090:0000
|
|
* This memory configuration, however, loads into the 1GB DDR3 on board
|
|
* the Sabre 6Quad K which lies at 0x1000:0000. Code is positioned at
|
|
* 0x10800000 which the standard load address of Linux when used with uBoot.
|
|
*
|
|
* Vectors in low memory are assumed and 16KB of OCRAM is reserved at the
|
|
* high end of OCRAM for the page table.
|
|
*/
|
|
|
|
MEMORY
|
|
{
|
|
oscram (W!RX) : ORIGIN = 0x00900000, LENGTH = 256K - 16K
|
|
ddr3 (W!RX) : ORIGIN = 0x10800000, LENGTH = 1024M - 8M
|
|
}
|
|
|
|
ENTRY(entry)
|
|
ENTRY(_stext)
|
|
|
|
SECTIONS
|
|
{
|
|
.text :
|
|
{
|
|
_stext = ABSOLUTE(.);
|
|
*(.vectors)
|
|
*(.text .text.*)
|
|
*(.fixup)
|
|
*(.gnu.warning)
|
|
*(.rodata .rodata.*)
|
|
*(.gnu.linkonce.t.*)
|
|
*(.glue_7)
|
|
*(.glue_7t)
|
|
*(.got)
|
|
*(.gcc_except_table)
|
|
*(.gnu.linkonce.r.*)
|
|
*(.ARM.extab*)
|
|
*(.gnu.linkonce.armextab.*)
|
|
_etext = ABSOLUTE(.);
|
|
} > ddr3
|
|
|
|
.init_section :
|
|
{
|
|
_sinit = ABSOLUTE(.);
|
|
KEEP(*(SORT_BY_INIT_PRIORITY(.init_array.*) SORT_BY_INIT_PRIORITY(.ctors.*)))
|
|
KEEP(*(.init_array .ctors))
|
|
_einit = ABSOLUTE(.);
|
|
} > ddr3
|
|
|
|
.ARM.extab :
|
|
{
|
|
*(.ARM.extab*)
|
|
} > ddr3
|
|
|
|
/* .ARM.exidx is sorted, so has to go in its own output section. */
|
|
|
|
PROVIDE_HIDDEN (__exidx_start = .);
|
|
.ARM.exidx :
|
|
{
|
|
*(.ARM.exidx* .gnu.linkonce.armexidx.*)
|
|
} > ddr3
|
|
PROVIDE_HIDDEN (__exidx_end = .);
|
|
|
|
/* Uninitialized data */
|
|
|
|
.data :
|
|
{
|
|
_sdata = ABSOLUTE(.);
|
|
*(.data .data.*)
|
|
*(.gnu.linkonce.d.*)
|
|
CONSTRUCTORS
|
|
. = ALIGN(4);
|
|
_edata = ABSOLUTE(.);
|
|
} > ddr3
|
|
|
|
.bss :
|
|
{
|
|
_sbss = ABSOLUTE(.);
|
|
*(.bss .bss.*)
|
|
*(.gnu.linkonce.b.*)
|
|
*(COMMON)
|
|
. = ALIGN(4);
|
|
_ebss = ABSOLUTE(.);
|
|
} > ddr3
|
|
|
|
.noinit :
|
|
{
|
|
_snoinit = ABSOLUTE(.);
|
|
*(.noinit*)
|
|
_enoinit = ABSOLUTE(.);
|
|
} > ddr3
|
|
|
|
/* Stabs debugging sections. */
|
|
|
|
.stab 0 : { *(.stab) }
|
|
.stabstr 0 : { *(.stabstr) }
|
|
.stab.excl 0 : { *(.stab.excl) }
|
|
.stab.exclstr 0 : { *(.stab.exclstr) }
|
|
.stab.index 0 : { *(.stab.index) }
|
|
.stab.indexstr 0 : { *(.stab.indexstr) }
|
|
.comment 0 : { *(.comment) }
|
|
.debug_abbrev 0 : { *(.debug_abbrev) }
|
|
.debug_info 0 : { *(.debug_info) }
|
|
.debug_line 0 : { *(.debug_line) }
|
|
.debug_pubnames 0 : { *(.debug_pubnames) }
|
|
.debug_aranges 0 : { *(.debug_aranges) }
|
|
}
|