c39339a7a8
nxstyle fixes to pass CI Signed-off-by: Alin Jerpelea <alin.jerpelea@sony.com>
141 lines
7.2 KiB
C
141 lines
7.2 KiB
C
/****************************************************************************
|
|
* arch/arm/include/max326xx/max32620_30_irq.h
|
|
*
|
|
* Licensed to the Apache Software Foundation (ASF) under one or more
|
|
* contributor license agreements. See the NOTICE file distributed with
|
|
* this work for additional information regarding copyright ownership. The
|
|
* ASF licenses this file to you under the Apache License, Version 2.0 (the
|
|
* "License"); you may not use this file except in compliance with the
|
|
* License. You may obtain a copy of the License at
|
|
*
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
|
*
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
|
|
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
|
|
* License for the specific language governing permissions and limitations
|
|
* under the License.
|
|
*
|
|
****************************************************************************/
|
|
|
|
/* This file should never be included directly but, rather,
|
|
* only indirectly through nuttx/irq.h
|
|
*/
|
|
|
|
#ifndef __ARCH_ARM_INCLUDE_MAX326XX_MAX32610_30_IRQ_H
|
|
#define __ARCH_ARM_INCLUDE_MAX326XX_MAX32610_30_IRQ_H
|
|
|
|
/****************************************************************************
|
|
* Included Files
|
|
****************************************************************************/
|
|
|
|
/****************************************************************************
|
|
* Pre-processor Prototypes
|
|
****************************************************************************/
|
|
|
|
/* External interrupts (vectors >= 16) */
|
|
|
|
#define MAX326_IRQ_CRYPTO (MAX326_IRQ_EXTINT + 0) /* 0 Crypto Oscillator Stable */
|
|
#define MAX326_IRQ_SUPPLY (MAX326_IRQ_EXTINT + 1) /* 1 Power Supply Reset */
|
|
#define MAX326_IRQ_FLC (MAX326_IRQ_EXTINT + 2) /* 2 SRAM/FLASH Controller (FLC) */
|
|
#define MAX326_IRQ_ALARM0 (MAX326_IRQ_EXTINT + 3) /* 3 RTC Time-of-Day Alarm 0 */
|
|
#define MAX326_IRQ_ALARM1 (MAX326_IRQ_EXTINT + 4) /* 4 RTC Time-of-Day Alarm 1 */
|
|
#define MAX326_IRQ_INTERVAL (MAX326_IRQ_EXTINT + 5) /* 5 RTC Interval Alarm */
|
|
#define MAX326_IRQ_RTCOVF (MAX326_IRQ_EXTINT + 6) /* 6 RTC Counter Overflow */
|
|
#define MAX326_IRQ_PMU (MAX326_IRQ_EXTINT + 7) /* 7 PMU */
|
|
#define MAX326_IRQ_USB (MAX326_IRQ_EXTINT + 8) /* 8 USB 2.0 */
|
|
#define MAX326_IRQ_AES (MAX326_IRQ_EXTINT + 9) /* 9 AES Interrupt */
|
|
#define MAX326_IRQ_MMA (MAX326_IRQ_EXTINT + 10) /* 10 MMA */
|
|
#define MAX326_IRQ_WDT0 (MAX326_IRQ_EXTINT + 11) /* 11 Watchdog 0 Timeout Interrupt */
|
|
#define MAX326_IRQ_WDT0PRE (MAX326_IRQ_EXTINT + 12) /* 12 Watchdog 0 Pre-window Interrupt */
|
|
#define MAX326_IRQ_WDT1 (MAX326_IRQ_EXTINT + 13) /* 13 Watchdog 1 Timeout Interrupt */
|
|
#define MAX326_IRQ_WDT1PRE (MAX326_IRQ_EXTINT + 14) /* 14 Watchdog 1 Pre-window Interrupt */
|
|
#define MAX326_IRQ_GPIO0 (MAX326_IRQ_EXTINT + 15) /* 15 GPIO P0.1-7 External Interrupts */
|
|
#define MAX326_IRQ_GPIO1 (MAX326_IRQ_EXTINT + 16) /* 16 GPIO P1.1-7 External Interrupts */
|
|
#define MAX326_IRQ_GPIO2 (MAX326_IRQ_EXTINT + 17) /* 17 GPIO P2.1-7 External Interrupts */
|
|
#define MAX326_IRQ_GPIO3 (MAX326_IRQ_EXTINT + 18) /* 18 GPIO P3.1-7 External Interrupts */
|
|
#define MAX326_IRQ_GPIO4 (MAX326_IRQ_EXTINT + 19) /* 19 GPIO P4.1-7 External Interrupts */
|
|
#define MAX326_IRQ_GPIO5 (MAX326_IRQ_EXTINT + 20) /* 20 GPIO P5.1-7 External Interrupts */
|
|
#define MAX326_IRQ_GPIO6 (MAX326_IRQ_EXTINT + 21) /* 21 GPIO P6.1-7 External Interrupts */
|
|
#define MAX326_IRQ_TMR0_0 (MAX326_IRQ_EXTINT + 22) /* 22 Timer 0 Interrupt 0 */
|
|
#define MAX326_IRQ_TMR0_1 (MAX326_IRQ_EXTINT + 23) /* 23 Timer 0 Interrupt 1 */
|
|
#define MAX326_IRQ_TMR1_0 (MAX326_IRQ_EXTINT + 24) /* 24 Timer 1 Interrupt 0 */
|
|
#define MAX326_IRQ_TMR1_1 (MAX326_IRQ_EXTINT + 25) /* 25 Timer 1 Interrupt 1 */
|
|
#define MAX326_IRQ_TMR2_0 (MAX326_IRQ_EXTINT + 26) /* 26 Timer 2 Interrupt 0 */
|
|
#define MAX326_IRQ_TMR2_1 (MAX326_IRQ_EXTINT + 27) /* 27 Timer 2 Interrupt 1 */
|
|
#define MAX326_IRQ_TMR3_0 (MAX326_IRQ_EXTINT + 28) /* 28 Timer 3 Interrupt 0 */
|
|
#define MAX326_IRQ_TMR3_1 (MAX326_IRQ_EXTINT + 29) /* 29 Timer 3 Interrupt 1 */
|
|
#define MAX326_IRQ_TMR4_0 (MAX326_IRQ_EXTINT + 30) /* 30 Timer 4 Interrupt 0 */
|
|
#define MAX326_IRQ_TMR4_1 (MAX326_IRQ_EXTINT + 31) /* 31 Timer 4 Interrupt 1 */
|
|
#define MAX326_IRQ_TMR5_0 (MAX326_IRQ_EXTINT + 32) /* 32 Timer 5 Interrupt 0 */
|
|
#define MAX326_IRQ_TMR5_1 (MAX326_IRQ_EXTINT + 33) /* 33 Timer 5 Interrupt 1 */
|
|
#define MAX326_IRQ_UART0 (MAX326_IRQ_EXTINT + 34) /* 34 UART 0 */
|
|
#define MAX326_IRQ_UART1 (MAX326_IRQ_EXTINT + 35) /* 34 UART 1 */
|
|
#define MAX326_IRQ_UART2 (MAX326_IRQ_EXTINT + 36) /* 36 UART 2 */
|
|
#define MAX326_IRQ_UART3 (MAX326_IRQ_EXTINT + 37) /* 37 UART 3 */
|
|
#define MAX326_IRQ_PT (MAX326_IRQ_EXTINT + 38) /* 38 Pulse Train 0-15 */
|
|
#define MAX326_IRQ_I2CM0 (MAX326_IRQ_EXTINT + 39) /* 39 I2C0 Master */
|
|
#define MAX326_IRQ_I2CM1 (MAX326_IRQ_EXTINT + 40) /* 40 I2C1 Master */
|
|
#define MAX326_IRQ_I2CM2 (MAX326_IRQ_EXTINT + 41) /* 41 I2C2 Master */
|
|
#define MAX326_IRQ_I2CS (MAX326_IRQ_EXTINT + 42) /* 42 I2CS MB 0-31 */
|
|
#define MAX326_IRQ_SPIM0 (MAX326_IRQ_EXTINT + 43) /* 43 SPI Master 0 */
|
|
#define MAX326_IRQ_SPIM1 (MAX326_IRQ_EXTINT + 44) /* 44 SPI Master 1 */
|
|
#define MAX326_IRQ_SPIM2 (MAX326_IRQ_EXTINT + 45) /* 45 SPI Master 2 */
|
|
/* 46 Reserved */
|
|
#define MAX326_IRQ_1WIREM (MAX326_IRQ_EXTINT + 47) /* 47 1-Wire Master */
|
|
#define MAX326_IRQ_ADC (MAX326_IRQ_EXTINT + 48) /* 48 ADC */
|
|
#define MAX326_IRQ_SPIS (MAX326_IRQ_EXTINT + 49) /* 49 SPI Slave */
|
|
|
|
/* Number of external interrupts and total number of vectors */
|
|
|
|
#define MAX326_IRQ_NEXTINT 50
|
|
|
|
#define MAX326_IRQ_NVECTORS (MAX326_IRQ_EXTINT + MAX326_IRQ_NEXTINT)
|
|
|
|
/* If GPIO pin interrupts are used then there is a second level of interrupt
|
|
* decode
|
|
*/
|
|
|
|
#ifdef CONFIG_MAX326XX_GPIOIRQ
|
|
#warning Missing logic
|
|
#else
|
|
# define MAX326_IRQ_NPININT 0
|
|
#endif
|
|
|
|
/* Total number of interrupts handled by the OS */
|
|
|
|
#define NR_IRQS (MAX326_IRQ_NVECTORS + MAX326_IRQ_NPININT)
|
|
|
|
/****************************************************************************
|
|
* Public Types
|
|
****************************************************************************/
|
|
|
|
/****************************************************************************
|
|
* Inline functions
|
|
****************************************************************************/
|
|
|
|
/****************************************************************************
|
|
* Public Data
|
|
****************************************************************************/
|
|
|
|
/****************************************************************************
|
|
* Public Function Prototypes
|
|
****************************************************************************/
|
|
|
|
#ifndef __ASSEMBLY__
|
|
#ifdef __cplusplus
|
|
#define EXTERN extern "C"
|
|
extern "C"
|
|
{
|
|
#else
|
|
#define EXTERN extern
|
|
#endif
|
|
|
|
#undef EXTERN
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
#endif
|
|
|
|
#endif /* __ARCH_ARM_INCLUDE_MAX326XX_MAX32610_30_IRQ_H */
|