sergiotarxz/nuttx
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
8493273c2c
nuttx/boards/arm/stm32/stm32f429i-disco/include/board.h
GC2020 7e07d23af1 boards/arm/stm32/stm32f429i-disco add CAN driver support 
Standardize code formatting
2024-03-16 12:43:15 -03:00

474 lines
16 KiB
C
Raw Blame History

/****************************************************************************
* boards/arm/stm32/stm32f429i-disco/include/board.h
*
* Licensed to the Apache Software Foundation (ASF) under one or more
* contributor license agreements. See the NOTICE file distributed with
* this work for additional information regarding copyright ownership. The
* ASF licenses this file to you under the Apache License, Version 2.0 (the
* "License"); you may not use this file except in compliance with the
* License. You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
* License for the specific language governing permissions and limitations
* under the License.
*
****************************************************************************/
#ifndef __BOARDS_ARM_STM32_STM32F429I_DISCO_INCLUDE_BOARD_H
#define __BOARDS_ARM_STM32_STM32F429I_DISCO_INCLUDE_BOARD_H
/****************************************************************************
* Included Files
****************************************************************************/
#include <nuttx/config.h>
#ifndef __ASSEMBLY__
# include <stdint.h>
#endif
/* DO NOT include STM32 internal header files here */
/****************************************************************************
* Pre-processor Definitions
****************************************************************************/
/* Clocking *****************************************************************/
/* The STM32F4 Discovery board features a single 8MHz crystal.
* Space is provided for a 32kHz RTC backup crystal, but it is not stuffed.
*
* This is the canonical configuration:
* System Clock source : PLL (HSE)
* SYSCLK(Hz) : 180000000 Determined by PLL
* configuration
* HCLK(Hz) : 180000000 (STM32_RCC_CFGR_HPRE)
* AHB Prescaler : 1 (STM32_RCC_CFGR_HPRE)
* APB1 Prescaler : 4 (STM32_RCC_CFGR_PPRE1)
* APB2 Prescaler : 2 (STM32_RCC_CFGR_PPRE2)
* HSE Frequency(Hz) : 8000000 (STM32_BOARD_XTAL)
* PLLM : 8 (STM32_PLLCFG_PLLM)
* PLLN : 336 (STM32_PLLCFG_PLLN)
* PLLP : 2 (STM32_PLLCFG_PLLP)
* PLLQ : 7 (STM32_PLLCFG_PLLQ)
* Main regulator output voltage : Scale1 mode Needed for high speed
* SYSCLK
* Flash Latency(WS) : 5
* Prefetch Buffer : OFF
* Instruction cache : ON
* Data cache : ON
* Require 48MHz for USB OTG FS, : Enabled
* SDIO and RNG clock
*/
/* HSI - 16 MHz RC factory-trimmed
* LSI - 32 KHz RC
* HSE - On-board crystal frequency is 8MHz
* LSE - 32.768 kHz
*/
#define STM32_BOARD_XTAL 8000000ul
#define STM32_HSI_FREQUENCY 16000000ul
#define STM32_LSI_FREQUENCY 32000
#define STM32_HSE_FREQUENCY STM32_BOARD_XTAL
#define STM32_LSE_FREQUENCY 32768
/* Main PLL Configuration.
*
* PLL source is HSE
* PLL_VCO = (STM32_HSE_FREQUENCY / PLLM) * PLLN
* = (8,000,000 / 8) * 336
* = 336,000,000
* SYSCLK = PLL_VCO / PLLP
* = 336,000,000 / 2 = 168,000,000
* USB OTG FS, SDIO and RNG Clock
* = PLL_VCO / PLLQ
* = 48,000,000
*/
#define STM32_PLLCFG_PLLM RCC_PLLCFG_PLLM(8)
#define STM32_PLLCFG_PLLN RCC_PLLCFG_PLLN(336)
#define STM32_PLLCFG_PLLP RCC_PLLCFG_PLLP_2
#define STM32_PLLCFG_PLLQ RCC_PLLCFG_PLLQ(7)
#define STM32_SYSCLK_FREQUENCY 168000000ul
/* AHB clock (HCLK) is SYSCLK (168MHz) */
#define STM32_RCC_CFGR_HPRE RCC_CFGR_HPRE_SYSCLK /* HCLK = SYSCLK / 1 */
#define STM32_HCLK_FREQUENCY STM32_SYSCLK_FREQUENCY
/* APB1 clock (PCLK1) is HCLK/4 (42MHz) */
#define STM32_RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_HCLKd4 /* PCLK1 = HCLK / 4 */
#define STM32_PCLK1_FREQUENCY (STM32_HCLK_FREQUENCY/4)
/* Timers driven from APB1 will be twice PCLK1 */
#define STM32_APB1_TIM2_CLKIN (2*STM32_PCLK1_FREQUENCY)
#define STM32_APB1_TIM3_CLKIN (2*STM32_PCLK1_FREQUENCY)
#define STM32_APB1_TIM4_CLKIN (2*STM32_PCLK1_FREQUENCY)
#define STM32_APB1_TIM5_CLKIN (2*STM32_PCLK1_FREQUENCY)
#define STM32_APB1_TIM6_CLKIN (2*STM32_PCLK1_FREQUENCY)
#define STM32_APB1_TIM7_CLKIN (2*STM32_PCLK1_FREQUENCY)
#define STM32_APB1_TIM12_CLKIN (2*STM32_PCLK1_FREQUENCY)
#define STM32_APB1_TIM13_CLKIN (2*STM32_PCLK1_FREQUENCY)
#define STM32_APB1_TIM14_CLKIN (2*STM32_PCLK1_FREQUENCY)
/* APB2 clock (PCLK2) is HCLK/2 (84MHz) */
#define STM32_RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_HCLKd2 /* PCLK2 = HCLK / 2 */
#define STM32_PCLK2_FREQUENCY (STM32_HCLK_FREQUENCY/2)
/* Timers driven from APB2 will be twice PCLK2 */
#define STM32_APB2_TIM1_CLKIN (2*STM32_PCLK2_FREQUENCY)
#define STM32_APB2_TIM8_CLKIN (2*STM32_PCLK2_FREQUENCY)
#define STM32_APB2_TIM9_CLKIN (2*STM32_PCLK2_FREQUENCY)
#define STM32_APB2_TIM10_CLKIN (2*STM32_PCLK2_FREQUENCY)
#define STM32_APB2_TIM11_CLKIN (2*STM32_PCLK2_FREQUENCY)
/* Timer Frequencies, if APBx is set to 1, frequency is same to APBx
* otherwise frequency is 2xAPBx.
* Note: TIM1,8 are on APB2, others on APB1
*/
#define BOARD_TIM1_FREQUENCY STM32_HCLK_FREQUENCY
#define BOARD_TIM2_FREQUENCY (STM32_HCLK_FREQUENCY/2)
#define BOARD_TIM3_FREQUENCY (STM32_HCLK_FREQUENCY/2)
#define BOARD_TIM4_FREQUENCY (STM32_HCLK_FREQUENCY/2)
#define BOARD_TIM5_FREQUENCY (STM32_HCLK_FREQUENCY/2)
#define BOARD_TIM6_FREQUENCY (STM32_HCLK_FREQUENCY/2)
#define BOARD_TIM7_FREQUENCY (STM32_HCLK_FREQUENCY/2)
#define BOARD_TIM8_FREQUENCY STM32_HCLK_FREQUENCY
/* LED definitions **********************************************************/
/* If CONFIG_ARCH_LEDS is not defined, then the user can control the LEDs in
* any way. The following definitions are used to access individual LEDs.
*/
/* LED index values for use with board_userled() */
#define BOARD_LED1 0
#define BOARD_LED2 1
#define BOARD_NLEDS 2
#define BOARD_LED_GREEN BOARD_LED1
#define BOARD_LED_ORANGE BOARD_LED2
/* LED bits for use with board_userled_all() */
#define BOARD_LED1_BIT (1 << BOARD_LED1)
#define BOARD_LED2_BIT (1 << BOARD_LED2)
/* If CONFIG_ARCH_LEDs is defined, then NuttX will control the 4 LEDs on
* board the stm32f429i-disco.
* The following definitions describe how NuttX controls the LEDs:
*/
#define LED_STARTED 0 /* LED1 */
#define LED_HEAPALLOCATE 1 /* LED2 */
#define LED_IRQSENABLED 2 /* LED1 + LED2 */
#define LED_STACKCREATED 3 /* LED3 */
#define LED_INIRQ 4 /* LED1 + LED3 */
#define LED_SIGNAL 5 /* LED2 + LED3 */
#define LED_ASSERTION 6 /* LED1 + LED2 + LED3 */
#define LED_PANIC 7 /* N/C + N/C + N/C + LED4 */
/* Button definitions *******************************************************/
/* The STM32F4 Discovery supports one button: */
#define BUTTON_USER 0
#define NUM_BUTTONS 1
#define BUTTON_USER_BIT (1 << BUTTON_USER)
/* Alternate function pin selections ****************************************/
/* USART1:
*
* The STM32F4 Discovery has no on-board serial devices, but the console is
* brought out to PA9 (TX) and PA10 (RX) for connection to an external serial
* device. (See the README.txt file for other options)
*/
#define GPIO_USART1_RX GPIO_USART1_RX_1
#define GPIO_USART1_TX GPIO_USART1_TX_1
#define GPIO_USART3_RX GPIO_USART3_RX_1
#define GPIO_USART3_TX GPIO_USART3_TX_1
/* CAN: */
#define GPIO_CAN1_RX GPIO_CAN1_RX_2
#define GPIO_CAN1_TX GPIO_CAN1_TX_2
/* PWM
*
* The STM32F4 Discovery has no real on-board PWM devices, but the board can
* be configured to output a pulse train using TIM4 CH2 on PD13.
*/
#define GPIO_TIM4_CH2OUT GPIO_TIM4_CH2OUT_2
#define GPIO_TIM1_CH1OUT GPIO_TIM1_CH1OUT_2 /* PE9 */
#define GPIO_TIM1_CH1NOUT GPIO_TIM1_CH1N_3 /* PE8 */
#define GPIO_TIM1_CH2OUT GPIO_TIM1_CH2OUT_2 /* PE11 */
#define GPIO_TIM1_CH2NOUT GPIO_TIM1_CH2N_3 /* PE10 */
#define GPIO_TIM1_CH3OUT GPIO_TIM1_CH3OUT_2 /* PE13 */
#define GPIO_TIM1_CH3NOUT GPIO_TIM1_CH3N_3 /* PE12 */
/* I2C - There is a STMPE811 TouchPanel on I2C3 using these pins: */
#define GPIO_I2C3_SCL GPIO_I2C3_SCL_1
#define GPIO_I2C3_SDA GPIO_I2C3_SDA_1
/* SPI - There is a MEMS device on SPI5 using these pins: */
#define GPIO_SPI5_MISO GPIO_SPI5_MISO_1
#define GPIO_SPI5_MOSI GPIO_SPI5_MOSI_1
#define GPIO_SPI5_SCK GPIO_SPI5_SCK_1
/* SPI - External SPI flash may be connected on SPI4: */
#define GPIO_SPI4_MISO GPIO_SPI4_MISO_1
#define GPIO_SPI4_MOSI GPIO_SPI4_MOSI_1
#define GPIO_SPI4_SCK GPIO_SPI4_SCK_1
/* FMC - SDRAM */
#define GPIO_FMC_SDCKE1 GPIO_FMC_SDCKE1_1
#define GPIO_FMC_SDNE1 GPIO_FMC_SDNE1_1
#define GPIO_FMC_SDNWE GPIO_FMC_SDNWE_1
/* Timer Inputs/Outputs (see the README.txt file for options) */
#define GPIO_TIM2_CH1IN GPIO_TIM2_CH1IN_2
#define GPIO_TIM2_CH2IN GPIO_TIM2_CH2IN_1
#define GPIO_TIM8_CH1IN GPIO_TIM8_CH1IN_1
#define GPIO_TIM8_CH2IN GPIO_TIM8_CH2IN_1
#ifdef CONFIG_STM32_LTDC
# ifdef CONFIG_STM32F429I_DISCO_ILI9341_FBIFACE
/* LCD
*
* The STM32F429I-DISCO board contains an onboard TFT LCD connected to the
* LTDC interface of the uC.
* The LCD is 240x320 pixels.
* Define the parameters of the LCD and the interface here.
*/
/* Panel configuration
*
* LCD Panel is Saef Technology Limited (SF-TC240T-9229A2-T) with integrated
* Ilitek ILI9341 LCD Single Chip Driver (240RGBx320)
*
* PLLSAI settings
* PLLSAIN : 192
* PLLSAIR : 4
* PLLSAIQ : 7
* PLLSAIDIVR : 8
*
* Timings
* Horizontal Front Porch : 10 (STM32_LTDC_HFP)
* Horizontal Back Porch : 20 (STM32_LTDC_HBP)
* Vertical Front Porch : 4 (STM32_LTDC_VFP)
* Vertical Back Porch : 2 (STM32_LTDC_VBP)
*
* Horizontal Sync : 10 (STM32_LTDC_HSYNC)
* Vertical Sync : 4 (STM32_LTDC_VSYNC)
*
* Active Width : 240 (STM32_LTDC_ACTIVEW)
* Active Height : 320 (STM32_LTDC_ACTIVEH)
*/
/* LTDC PLL configuration
*
* PLLSAI_VCO = STM32_HSE_FREQUENCY / PLLM
* = 8000000ul / 8
* = 1,000,000
*
* PLL LCD clock output
* = PLLSAI_VCO * PLLSAIN / PLLSAIR / PLLSAIDIVR
* = 1,000,000 * 192 / 4 /8
* = 6,000,000
*/
/* Defined panel settings */
#if defined(CONFIG_STM32F429I_DISCO_ILI9341_FBIFACE_LANDSCAPE) || \
defined(CONFIG_STM32F429I_DISCO_ILI9341_FBIFACE_RLANDSCAPE)
# define BOARD_LTDC_WIDTH 320
# define BOARD_LTDC_HEIGHT 240
#else
# define BOARD_LTDC_WIDTH 240
# define BOARD_LTDC_HEIGHT 320
#endif
#define BOARD_LTDC_OUTPUT_BPP 16
#define BOARD_LTDC_HFP 10
#define BOARD_LTDC_HBP 20
#define BOARD_LTDC_VFP 4
#define BOARD_LTDC_VBP 2
#define BOARD_LTDC_HSYNC 10
#define BOARD_LTDC_VSYNC 2
#define BOARD_LTDC_PLLSAIN 192
#define BOARD_LTDC_PLLSAIR 4
#define BOARD_LTDC_PLLSAIQ 7
/* Division factor for LCD clock */
#define STM32_RCC_DCKCFGR_PLLSAIDIVR RCC_DCKCFGR_PLLSAIDIVR_DIV8
/* Pixel Clock Polarity */
#define BOARD_LTDC_GCR_PCPOL 0 /* !LTDC_GCR_PCPOL */
/* Data Enable Polarity */
#define BOARD_LTDC_GCR_DEPOL 0 /* !LTDC_GCR_DEPOL */
/* Vertical Sync Polarity */
#define BOARD_LTDC_GCR_VSPOL 0 /* !LTDC_GCR_VSPOL */
/* Horizontal Sync Polarity */
#define BOARD_LTDC_GCR_HSPOL 0 /* !LTDC_GCR_HSPOL */
/* GPIO pinset */
#define GPIO_LTDC_PINS 18 /* 18-bit display */
#define GPIO_LTDC_R2 GPIO_LTDC_R2_1
#define GPIO_LTDC_R3 GPIO_LTDC_R3_1
#define GPIO_LTDC_R4 GPIO_LTDC_R4_1
#define GPIO_LTDC_R5 GPIO_LTDC_R5_1
#define GPIO_LTDC_R6 GPIO_LTDC_R6_1
#define GPIO_LTDC_R7 GPIO_LTDC_R7_1
#define GPIO_LTDC_G2 GPIO_LTDC_G2_1
#define GPIO_LTDC_G3 GPIO_LTDC_G3_1
#define GPIO_LTDC_G4 GPIO_LTDC_G4_1
#define GPIO_LTDC_G5 GPIO_LTDC_G5_1
#define GPIO_LTDC_G6 GPIO_LTDC_G6_1
#define GPIO_LTDC_G7 GPIO_LTDC_G7_1
#define GPIO_LTDC_B2 GPIO_LTDC_B2_1
#define GPIO_LTDC_B3 GPIO_LTDC_B3_1
#define GPIO_LTDC_B4 GPIO_LTDC_B4_1
#define GPIO_LTDC_B5 GPIO_LTDC_B5_1
#define GPIO_LTDC_B6 GPIO_LTDC_B6_1
#define GPIO_LTDC_B7 GPIO_LTDC_B7_1
#define GPIO_LTDC_VSYNC GPIO_LTDC_VSYNC_1
#define GPIO_LTDC_HSYNC GPIO_LTDC_HSYNC_1
#define GPIO_LTDC_DE GPIO_LTDC_DE_1
#define GPIO_LTDC_CLK GPIO_LTDC_CLK_1
#else
/* Custom LCD display configuration */
# define BOARD_LTDC_WIDTH ???
# define BOARD_LTDC_HEIGHT ???
#define BOARD_LTDC_HFP ???
#define BOARD_LTDC_HBP ???
#define BOARD_LTDC_VFP ???
#define BOARD_LTDC_VBP ???
#define BOARD_LTDC_HSYNC ???
#define BOARD_LTDC_VSYNC ???
#define BOARD_LTDC_PLLSAIN ???
#define BOARD_LTDC_PLLSAIR ???
#define BOARD_LTDC_PLLSAIQ ???
/* Division factor for LCD clock */
#define STM32_RCC_DCKCFGR_PLLSAIDIVR ???
/* Pixel Clock Polarity */
#define BOARD_LTDC_GCR_PCPOL ???
/* Data Enable Polarity */
#define BOARD_LTDC_GCR_DEPOL ???
/* Vertical Sync Polarity */
#define BOARD_LTDC_GCR_VSPOL ???
/* Horizontal Sync Polarity */
#define BOARD_LTDC_GCR_HSPOL ???
/* GPIO pinset */
#define GPIO_LTDC_PINS ???
#define GPIO_LTDC_R2 ???
#define GPIO_LTDC_R3 ???
#define GPIO_LTDC_R4 ???
#define GPIO_LTDC_R5 ???
#define GPIO_LTDC_R6 ???
#define GPIO_LTDC_R7 ???
#define GPIO_LTDC_G2 ???
#define GPIO_LTDC_G3 ???
#define GPIO_LTDC_G4 ???
#define GPIO_LTDC_G5 ???
#define GPIO_LTDC_G6 ???
#define GPIO_LTDC_G7 ???
#define GPIO_LTDC_B2 ???
#define GPIO_LTDC_B3 ???
#define GPIO_LTDC_B4 ???
#define GPIO_LTDC_B5 ???
#define GPIO_LTDC_B6 ???
#define GPIO_LTDC_B7 ???
#define GPIO_LTDC_VSYNC ???
#define GPIO_LTDC_HSYNC ???
#define GPIO_LTDC_DE ???
#define GPIO_LTDC_CLK ???
#endif /* Custom LCD display */
/* Configure PLLSAI */
#define STM32_RCC_PLLSAICFGR_PLLSAIN RCC_PLLSAICFGR_PLLSAIN(BOARD_LTDC_PLLSAIN)
#define STM32_RCC_PLLSAICFGR_PLLSAIR RCC_PLLSAICFGR_PLLSAIR(BOARD_LTDC_PLLSAIR)
#define STM32_RCC_PLLSAICFGR_PLLSAIQ RCC_PLLSAICFGR_PLLSAIQ(BOARD_LTDC_PLLSAIQ)
#endif /* CONFIG_STM32_LTDC */
/* L3GD20 MEMS */
#define GPIO_L3GD20_DREADY (GPIO_INPUT|GPIO_FLOAT|GPIO_EXTI|GPIO_PORTA|GPIO_PIN2)
#define L3GD20_IRQ (2 + STM32_IRQ_EXTI0)
#define BOARD_L3GD20_GPIO_DREADY GPIO_L3GD20_DREADY
#define BOARD_L3GD20_IRQ L3GD20_IRQ
#define GPIO_LIS3DSH_EXT0 \
(GPIO_INPUT|GPIO_FLOAT|GPIO_AF0|GPIO_SPEED_50MHz|GPIO_PORTE|GPIO_PIN0)
#define BOARD_LIS3DSH_GPIO_EXT0 GPIO_LIS3DSH_EXT0
/* DMA **********************************************************************/
#define ADC1_DMA_CHAN DMAMAP_ADC1_1
#endif /* __BOARDS_ARM_STM32_STM32F429I_DISCO_INCLUDE_BOARD_H */
Reference in New Issue View Git Blame Copy Permalink