Yanfeng Liu cd57bc16c7 riscv/pmp: add all region in NAPOT ... This allows using 0 base and size to depict the whole region. Signed-off-by: Yanfeng Liu <yfliu2008@qq.com>		2024-06-28 17:54:46 +08:00
..
arm	arch: cxd56xx: Add audio sources to CMakeLists.txt	2024-06-28 17:53:56 +08:00
arm64	arch: Add --whole-archive linker option for some of architectures	2024-06-28 02:31:40 +08:00
avr	Add basic support for locales in order to C++ streams to build and work for simple cases (POSIX / C locale).	2024-04-29 17:34:10 +08:00
ceva	Add basic support for locales in order to C++ streams to build and work for simple cases (POSIX / C locale).	2024-04-29 17:34:10 +08:00
dummy
hc	stack: update up_get_intstackbase API to support cpu id	2024-04-09 16:59:00 -03:00
mips	arch: Add --whole-archive linker option for some of architectures	2024-06-28 02:31:40 +08:00
misoc	fix nxstyle	2024-05-13 22:24:36 +02:00
or1k	up_putc: int up_putc, enter_critical_section may be called	2024-05-09 13:45:02 +08:00
renesas	stack: update up_get_intstackbase API to support cpu id	2024-04-09 16:59:00 -03:00
risc-v	riscv/pmp: add all region in NAPOT	2024-06-28 17:54:46 +08:00
sim	sim/net: Support to set the MTU of the sim netdevice.	2024-06-02 09:31:37 -03:00
sparc	signal: fix deadlock when sigdeliver call enter_critical_section	2024-06-22 19:35:28 -03:00
tricore	arch/tricore: update the function prototype as mainline	2024-06-12 23:36:11 +08:00
x86	stack: update up_get_intstackbase API to support cpu id	2024-04-09 16:59:00 -03:00
x86_64	arch/x86_64/intel64/intel64_rtc.c: fix compilation	2024-06-28 09:47:46 +02:00
xtensa	arch: Add --whole-archive linker option for some of architectures	2024-06-28 02:31:40 +08:00
z16	up_putc: int up_putc, enter_critical_section may be called	2024-05-09 13:45:02 +08:00
z80	arch: Add --whole-archive linker option for some of architectures	2024-06-28 02:31:40 +08:00
CMakeLists.txt	build/cmake: add initial KERNEL mode support	2024-03-15 16:21:23 +08:00
Kconfig	Kconfig: move LTO options to Build Setup menu	2024-06-02 09:26:35 -03:00