| .. |
|
bl602
|
check bl602 license
|
2020-12-29 01:52:09 -08:00 |
|
c906
|
arch:riscv64:basic porting for C906.
|
2021-03-10 19:23:24 +08:00 |
|
esp32c3
|
risc-v/esp32c3: Fix erroneous index for I2C IRQ
|
2021-03-11 19:32:03 -03:00 |
|
fe310
|
arch/risc-v: Move CSR register bit definition to csr.h
|
2020-12-20 20:27:13 -08:00 |
|
k210
|
arch/risc-v: Move CSR register bit definition to csr.h
|
2020-12-20 20:27:13 -08:00 |
|
litex
|
arch/risc-v: Move CSR register bit definition to csr.h
|
2020-12-20 20:27:13 -08:00 |
|
rv32im
|
Remove all gap8(risc-v) arch and board source code
|
2021-03-11 10:51:11 -08:00 |
|
rv64gc
|
arch:rv64:c906:enable DP FPU support.
|
2021-03-11 10:34:47 +08:00 |
|
.gitignore
|
Remove exra whitespace from files (#189)
|
2020-01-31 09:24:49 -06:00 |
|
arch.h
|
arch/risc-v: Remove unused and undefined file section "Public Variables"
|
2021-01-27 18:40:10 -08:00 |
|
csr.h
|
arch:risc-v:bl602: enable FPU for this target.
|
2021-02-08 00:29:34 -08:00 |
|
elf.h
|
ELF64 support (#220)
|
2020-02-07 17:10:23 -06:00 |
|
inttypes.h
|
risc-v 64-bit: Fix SCN/PRI.PTR definitions
|
2020-11-22 05:18:29 -08:00 |
|
irq.h
|
arch/risc-v: Remove duplicated declaration for up_irq_save and up_irq_restore
|
2020-12-19 08:29:42 +09:00 |
|
limits.h
|
Squashed commit of the following:
|
2019-12-31 09:06:20 -06:00 |
|
setjmp.h
|
risc-v: Introduce basic setjmp support
|
2020-12-04 09:40:07 -03:00 |
|
spinlock.h
|
arch/risc-v/include: Fix nxstyle warnings
|
2020-10-10 14:24:52 +01:00 |
|
stdarg.h
|
arch/risc-v/include: Fix nxstyle warnings
|
2020-10-10 14:24:52 +01:00 |
|
syscall.h
|
arch: Fix included directed -> included directly
|
2020-04-05 22:31:15 +01:00 |
|
tls.h
|
sourcefiles: Fix relative path in file header
|
2021-03-09 23:18:28 +08:00 |
|
types.h
|
risc-v: Add _intmax_t and _uintmax_t
|
2020-11-19 00:49:56 -08:00 |
