This website requires JavaScript.
Explore
Help
Register
Sign In
sergiotarxz
/
nuttx
Watch
1
Star
0
Fork
0
You've already forked nuttx
Code
Issues
Pull Requests
Releases
Wiki
Activity
a0cd711334
nuttx
/
arch
/
arm
History
Bob Feretich
a0cd711334
I have a SPI bus with both Mode 0 and Mode 3 devices on it. After performing SPI I/O to a Mode 0 device, switching to a Mode 3 device locked up the SPI interface. Only zeroes would be read. I traced the reason for the lock-up to arm/arm/src/stm32f7/stm32_spi.c function spi_setmode(). Changing the mode causes a spurious SPI clock transmission that confuses the stm32f7 SPI input hardware. This problem is solved by (1) changing the SPI mode with SPI (and perhaps DMA) disabled, and (2) flushing the receive FIFO if the mode change results in garbage in the FIFO.
2018-01-29 07:23:52 -06:00
..
include
Merged in extent3d/nuttx (pull request
#568
)
2018-01-12 13:11:58 +00:00
src
I have a SPI bus with both Mode 0 and Mode 3 devices on it. After performing SPI I/O to a Mode 0 device, switching to a Mode 3 device locked up the SPI interface. Only zeroes would be read. I traced the reason for the lock-up to arm/arm/src/stm32f7/stm32_spi.c function spi_setmode(). Changing the mode causes a spurious SPI clock transmission that confuses the stm32f7 SPI input hardware. This problem is solved by (1) changing the SPI mode with SPI (and perhaps DMA) disabled, and (2) flushing the receive FIFO if the mode change results in garbage in the FIFO.
2018-01-29 07:23:52 -06:00
Kconfig
This adds basic architectural support for the LPC546xx family and includes support for the LPCXpresso-LPC54628 board. The basic NSH port is almost complete... still lacking GPIO support and LED support. There are still no significant drivers available.
2017-12-07 13:30:02 -06:00