Huang Qi
4ebc581c73
esp32c3: Simplify irq dispatch logic
...
ESP32C3 use customized irq encoding so it's hard to share further code
with other risc-v based chips, in this patch, we keep the exception
number definition with risc-v spec.
Signed-off-by: Huang Qi <huangqi3@xiaomi.com>
2022-04-07 18:16:35 +02:00
..
2022-01-21 00:44:43 +08:00
2022-01-21 00:44:43 +08:00
2022-04-07 18:16:35 +02:00
2022-01-21 00:44:43 +08:00
2022-01-21 00:44:43 +08:00
2022-03-30 02:35:27 +08:00
2022-01-21 00:44:43 +08:00
2022-01-21 00:44:43 +08:00
2022-01-22 14:57:05 +08:00
2020-01-31 09:24:49 -06:00
2022-04-04 12:05:53 +08:00
2022-03-18 18:20:12 +08:00
2022-04-02 14:08:37 +03:00
2020-02-07 17:10:23 -06:00
2022-01-04 23:22:43 +08:00
2022-04-01 16:19:42 -03:00
2021-12-28 00:30:10 -06:00
2022-04-02 14:08:37 +03:00
2022-03-09 10:15:54 +02:00
2022-01-04 23:22:43 +08:00
2021-03-31 08:48:51 -07:00
2022-04-04 12:05:53 +08:00
2022-01-04 23:22:43 +08:00