| .. |
|
addrenv.h
|
Standardize the width of all comment boxes in header files
|
2015-10-02 17:42:29 -06:00 |
|
arm_addrenv_kstack.c
|
Initial integration of kernel stack (does not work)
|
2014-09-14 11:19:34 -06:00 |
|
arm_addrenv_shm.c
|
Replace irqsave() with enter_critical_section(); replace irqrestore() with leave_critical_section()
|
2016-02-13 19:11:09 -06:00 |
|
arm_addrenv_ustack.c
|
Add logic necessary to handler remapping of shared memory on contex switches
|
2014-09-23 13:19:30 -06:00 |
|
arm_addrenv_utils.c
|
Replace irqsave() with enter_critical_section(); replace irqrestore() with leave_critical_section()
|
2016-02-13 19:11:09 -06:00 |
|
arm_addrenv.c
|
Replace irqsave() with enter_critical_section(); replace irqrestore() with leave_critical_section()
|
2016-02-13 19:11:09 -06:00 |
|
arm_allocpage.c
|
Make some spacing comply better with coding standard
|
2015-10-06 16:23:32 -06:00 |
|
arm_assert.c
|
Rename current_regs to g_current_regs; For ARM, g_current_regs needs to be an array to support multiple CPUs
|
2016-03-09 13:41:48 -06:00 |
|
arm_blocktask.c
|
Rename current_regs to g_current_regs; For ARM, g_current_regs needs to be an array to support multiple CPUs
|
2016-03-09 13:41:48 -06:00 |
|
arm_checkmapping.c
|
Improve Cortex-A5 context switching so that a little less copying is done
|
2013-07-24 07:47:51 -06:00 |
|
arm_coherent_dcache.c
|
ARMv7-A: Cosmetic changes
|
2015-12-14 08:42:39 -06:00 |
|
arm_copyarmstate.c
|
ARMv7-A/M: Cosmetic changes
|
2015-12-14 11:56:39 -06:00 |
|
arm_copyfullstate.c
|
Remove os_internal.h it has been replace by several new header files under sched/. There have been some sneak inclusion paths via os_internal.h, so expect a few compilation errors for some architectures
|
2014-08-08 18:39:28 -06:00 |
|
arm_dataabort.c
|
Rename current_regs to g_current_regs; For ARM, g_current_regs needs to be an array to support multiple CPUs
|
2016-03-09 13:41:48 -06:00 |
|
arm_doirq.c
|
Rename current_regs to g_current_regs; For ARM, g_current_regs needs to be an array to support multiple CPUs
|
2016-03-09 13:41:48 -06:00 |
|
arm_elf.c
|
Make some spacing comply better with coding standard
|
2015-10-06 16:23:32 -06:00 |
|
arm_fpuconfig.S
|
Make some file section headers more consistent with standard
|
2015-04-08 08:04:12 -06:00 |
|
arm_fullcontextrestore.S
|
Make some file section headers more consistent with standard
|
2015-04-08 08:04:12 -06:00 |
|
arm_gic.c
|
MPCore: Fix missing header file inclusion; Add GIC-based implementations of up_enabable_irq(0 and up_disable_irq()
|
2016-03-10 08:37:34 -06:00 |
|
arm_head.S
|
TMS570 is big-endian
|
2015-12-26 14:47:54 -06:00 |
|
arm_initialstate.c
|
All tasks, even user mode tasks, must start in supervisor mode until they get past the start-up trampoline
|
2014-09-11 18:42:52 -06:00 |
|
arm_l2cc_pl310.c
|
Replace irqsave() with enter_critical_section(); replace irqrestore() with leave_critical_section()
|
2016-02-13 19:11:09 -06:00 |
|
arm_memcpy.S
|
ARMv7-R: fix some issues to get a clean compilation; TMS570: Add enough logic to support a minimum build. Not much there on the initial commit
|
2015-12-16 09:03:14 -06:00 |
|
arm_mmu.c
|
Make some spacing comply better with coding standard
|
2015-10-06 16:23:32 -06:00 |
|
arm_pgalloc.c
|
Replace irqsave() with enter_critical_section(); replace irqrestore() with leave_critical_section()
|
2016-02-13 19:11:09 -06:00 |
|
arm_pghead.S
|
ARMv7-A: Cosmetic changes
|
2015-12-14 08:42:39 -06:00 |
|
arm_pginitialize.c
|
|
|
|
arm_physpgaddr.c
|
Move some share-able logic from sama5/sam_pgalloc.c to armv7-a/arm_physpgaddr.c
|
2014-09-16 13:29:43 -06:00 |
|
arm_prefetchabort.c
|
Rename current_regs to g_current_regs; For ARM, g_current_regs needs to be an array to support multiple CPUs
|
2016-03-09 13:41:48 -06:00 |
|
arm_releasepending.c
|
Rename current_regs to g_current_regs; For ARM, g_current_regs needs to be an array to support multiple CPUs
|
2016-03-09 13:41:48 -06:00 |
|
arm_reprioritizertr.c
|
Rename current_regs to g_current_regs; For ARM, g_current_regs needs to be an array to support multiple CPUs
|
2016-03-09 13:41:48 -06:00 |
|
arm_restorefpu.S
|
Standardize the width of all comment boxes in header files
|
2015-10-02 17:42:29 -06:00 |
|
arm_savefpu.S
|
Standardize the width of all comment boxes in header files
|
2015-10-02 17:42:29 -06:00 |
|
arm_saveusercontext.S
|
Make some file section headers more consistent with standard
|
2015-04-08 08:04:12 -06:00 |
|
arm_schedulesigaction.c
|
Rename current_regs to g_current_regs; For ARM, g_current_regs needs to be an array to support multiple CPUs
|
2016-03-09 13:41:48 -06:00 |
|
arm_sigdeliver.c
|
Rename irqsave() and irqrestore() to up_irq_save() and up_irq_restore()
|
2016-02-14 16:11:25 -06:00 |
|
arm_signal_dispatch.c
|
Move common/up_signal_dispatch.c to armv6-m, armv7-m, and armv7-a. The armv7-a version needs to be different to handle the case where we are dispatch kernel mode signals when running under a user mode group
|
2014-09-16 13:35:29 -06:00 |
|
arm_syscall.c
|
Rename current_regs to g_current_regs; For ARM, g_current_regs needs to be an array to support multiple CPUs
|
2016-03-09 13:41:48 -06:00 |
|
arm_testset.S
|
Add spinlock support for ARMv7-M architectures
|
2016-02-09 13:44:22 -06:00 |
|
arm_unblocktask.c
|
Rename current_regs to g_current_regs; For ARM, g_current_regs needs to be an array to support multiple CPUs
|
2016-03-09 13:41:48 -06:00 |
|
arm_undefinedinsn.c
|
Rename current_regs to g_current_regs; For ARM, g_current_regs needs to be an array to support multiple CPUs
|
2016-03-09 13:41:48 -06:00 |
|
arm_va2pte.c
|
Make some spacing comply better with coding standard
|
2015-10-06 16:23:32 -06:00 |
|
arm_vectoraddrexcptn.S
|
Make some file section headers more consistent with standard
|
2015-04-08 08:04:12 -06:00 |
|
arm_vectors.S
|
TMS570: Add a little more IRQ/FIQ logic
|
2015-12-21 10:57:01 -06:00 |
|
arm_vectortab.S
|
Standardize the width of all comment boxes in header files
|
2015-10-02 17:42:29 -06:00 |
|
arm_vfork.S
|
More trailing whilespace removal
|
2014-04-13 16:22:22 -06:00 |
|
arm_virtpgaddr.c
|
Costmetic fixes to C coding style
|
2015-10-05 17:13:53 -06:00 |
|
arm.h
|
ARMv7-A: Add GIC register definition header file
|
2016-02-29 18:13:51 -06:00 |
|
cache.h
|
Replace irqsave() with enter_critical_section(); replace irqrestore() with leave_critical_section()
|
2016-02-13 19:11:09 -06:00 |
|
cp15_cacheops.h
|
Standardize the width of all comment boxes in header files
|
2015-10-02 17:42:29 -06:00 |
|
cp15_clean_dcache.S
|
ARMv7-A: Update some co-processor register naming
|
2015-12-14 13:04:03 -06:00 |
|
cp15_coherent_dcache.S
|
ARMv7-A: Update some co-processor register naming
|
2015-12-14 13:04:03 -06:00 |
|
cp15_flush_dcache.S
|
ARMv7-A: Update some co-processor register naming
|
2015-12-14 13:04:03 -06:00 |
|
cp15_invalidate_dcache_all.S
|
Make some file section headers more consistent with standard
|
2015-04-08 08:04:12 -06:00 |
|
cp15_invalidate_dcache.S
|
ARMv7-A: Update some co-processor register naming
|
2015-12-14 13:04:03 -06:00 |
|
cp15.h
|
ARMv7-A: Update some co-processor register naming
|
2015-12-14 13:04:03 -06:00 |
|
crt0.c
|
ARMv7-A: Modify up_fullcontextrestore() for CONFIG_BUILD_KERNEL. It changed CPSR while in kernel. That will crash is the new CPSR is user mode while executing in kernel space. Fixed by adding a SYS_context_restore system call. There is an alternative, simpler modification to up_fullcontextrestore() that could have been done: It might have been possible to use the SPSR instead of the CPRSR and then do an exception return from up_fullcontextrestore(). That would be more efficient, but I never tried it.
|
2014-09-12 08:04:27 -06:00 |
|
fpu.h
|
Standardize the width of all comment boxes in header files
|
2015-10-02 17:42:29 -06:00 |
|
gic.h
|
ARMv7-A GIC: Add definitions for shared interrupt IDs
|
2016-03-10 07:13:40 -06:00 |
|
gtm.h
|
i.MX6: Add incomplete GPT header file
|
2016-03-09 09:08:01 -06:00 |
|
Kconfig
|
i.MX6: Add a system timer based on the i.MX6 GPT
|
2016-03-09 12:16:44 -06:00 |
|
l2cc_pl310.h
|
arch/arm/src/armv7-a/arm_l2cc_pl310.c, l2cc.h, l2cc_pl310.h, Kconfig: Add initiali support for the ARM L2CC-PL310 L2 cache.
|
2014-07-26 16:50:08 -06:00 |
|
l2cc.h
|
ARMv7-A: Cosmetic changes
|
2015-12-14 08:42:39 -06:00 |
|
mmu.h
|
ARMv7-A: Cosmetic changes
|
2015-12-14 08:42:39 -06:00 |
|
mpcore.h
|
MPCore: Fix missing header file inclusion; Add GIC-based implementations of up_enabable_irq(0 and up_disable_irq()
|
2016-03-10 08:37:34 -06:00 |
|
pgalloc.h
|
This completes the implementation of shared memory support
|
2014-09-24 09:27:17 -06:00 |
|
sctlr.h
|
Standardize the width of all comment boxes in header files
|
2015-10-02 17:42:29 -06:00 |
|
svcall.h
|
ARMv7-A/M: Cosmetic changes
|
2015-12-14 11:56:39 -06:00 |
|
Toolchain.defs
|
WINTOOl should be selected only for Cygwin. MSYS and native should not have it.
|
2016-01-09 16:34:33 -06:00 |
