d078518502
forget in commit 2376d8a266
Author: qiaowei <qiaowei@xiaomi.com>
Date: Wed Apr 22 10:09:50 2020 +0800
Porting arch/armv8-m support
1. Add dsp extension; float point based on hardware and software.
2. Delete folder "iar"
3. Add tool chain for cortex-M23 and cortex-M35p
Signed-off-by: qiaowei <qiaowei@xiaomi.com>
Change-Id: I5bfc78abb025adb0ad4fae37e2b444915f477fe7
Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
149 lines
6.0 KiB
C
149 lines
6.0 KiB
C
/****************************************************************************
|
|
* arch/arm/include/spinlock.h
|
|
*
|
|
* Copyright (C) 2016, 2019 Gregory Nutt. All rights reserved.
|
|
* Author: Gregory Nutt <gnutt@nuttx.org>
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
*
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in
|
|
* the documentation and/or other materials provided with the
|
|
* distribution.
|
|
* 3. Neither the name NuttX nor the names of its contributors may be
|
|
* used to endorse or promote products derived from this software
|
|
* without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
|
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
|
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
|
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
|
|
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
|
|
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
|
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
****************************************************************************/
|
|
|
|
#ifndef __ARCH_ARM_INCLUDE_SPINLOCK_H
|
|
#define __ARCH_ARM_INCLUDE_SPINLOCK_H
|
|
|
|
/****************************************************************************
|
|
* Included Files
|
|
****************************************************************************/
|
|
|
|
#ifndef __ASSEMBLY__
|
|
# include <stdint.h>
|
|
#endif /* __ASSEMBLY__ */
|
|
|
|
/* Include ARM architecture-specific IRQ definitions (including register
|
|
* save structure and up_irq_save()/up_irq_restore() functions)
|
|
*/
|
|
|
|
#if defined(CONFIG_ARCH_ARMV7A)
|
|
# include <arch/armv7-a/spinlock.h>
|
|
#elif defined(CONFIG_ARCH_ARMV7R)
|
|
# include <arch/armv7-r/spinlock.h>
|
|
#elif defined(CONFIG_ARCH_ARMV7M)
|
|
# include <arch/armv7-m/spinlock.h>
|
|
#elif defined(CONFIG_ARCH_ARMV8M)
|
|
# include <arch/armv8-m/spinlock.h>
|
|
#elif defined(CONFIG_ARCH_ARMV6M)
|
|
# include <arch/armv6-m/spinlock.h>
|
|
#else
|
|
# include <arch/arm/spinlock.h>
|
|
#endif
|
|
|
|
/****************************************************************************
|
|
* Pre-processor Definitions
|
|
****************************************************************************/
|
|
|
|
/* Spinlock states */
|
|
|
|
#define SP_UNLOCKED 0 /* The Un-locked state */
|
|
#define SP_LOCKED 1 /* The Locked state */
|
|
|
|
/* Memory barriers for use with NuttX spinlock logic
|
|
*
|
|
* Data Memory Barrier (DMB) acts as a memory barrier. It ensures that all
|
|
* explicit memory accesses that appear in program order before the DMB
|
|
* instruction are observed before any explicit memory accesses that appear
|
|
* in program order after the DMB instruction. It does not affect the
|
|
* ordering of any other instructions executing on the processor
|
|
*
|
|
* dmb st - Data memory barrier. Wait for stores to complete.
|
|
*
|
|
* Data Synchronization Barrier (DSB) acts as a special kind of memory
|
|
* barrier. No instruction in program order after this instruction executes
|
|
* until this instruction completes. This instruction completes when: (1) All
|
|
* explicit memory accesses before this instruction complete, and (2) all
|
|
* Cache, Branch predictor and TLB maintenance operations before this
|
|
* instruction complete.
|
|
*
|
|
* dsb sy - Data syncrhonization barrier. Assures that the CPU waits until
|
|
* all memory accesses are complete
|
|
*/
|
|
|
|
#define SP_DSB(n) __asm__ __volatile__ ("dsb sy" : : : "memory")
|
|
#define SP_DMB(n) __asm__ __volatile__ ("dmb st" : : : "memory")
|
|
|
|
/****************************************************************************
|
|
* Public Types
|
|
****************************************************************************/
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
/* The Type of a spinlock.
|
|
*
|
|
* ARMv6 architecture introduced the concept of exclusive accesses to memory
|
|
* locations in the form of the Load-Exclusive (LDREX) and Store-Exclusive
|
|
* (STREX) instructions in ARM and Thumb instruction sets. ARMv6K extended
|
|
* this to included byte, halfword, and doubleword variants of LDREX and
|
|
* STREX. ARMv7-M supports byte and halfword, but not the doubleword variant
|
|
* (ARMv6-M does not support exclusive access).
|
|
*
|
|
* ARM architectures prior to ARMv6 supported SWP and SWPB instructions that
|
|
* atomically swap a 32-bit word for byte value between a register and a
|
|
* memory location. From the ARMv6 architecture, ARM deprecates the use
|
|
* of SWP and SWPB.
|
|
*/
|
|
|
|
typedef uint8_t spinlock_t;
|
|
|
|
/****************************************************************************
|
|
* Public Function Prototypes
|
|
****************************************************************************/
|
|
|
|
/****************************************************************************
|
|
* Name: up_testset
|
|
*
|
|
* Description:
|
|
* Perform an atomic test and set operation on the provided spinlock.
|
|
*
|
|
* This function must be provided via the architecture-specific logic.
|
|
*
|
|
* Input Parameters:
|
|
* lock - The address of spinlock object.
|
|
*
|
|
* Returned Value:
|
|
* The spinlock is always locked upon return. The value of previous value
|
|
* of the spinlock variable is returned, either SP_LOCKED if the spinlock
|
|
* as previously locked (meaning that the test-and-set operation failed to
|
|
* obtain the lock) or SP_UNLOCKED if the spinlock was previously unlocked
|
|
* (meaning that we successfully obtained the lock)
|
|
*
|
|
****************************************************************************/
|
|
|
|
/* See prototype in nuttx/include/nuttx/spinlock.h */
|
|
|
|
#endif /* __ASSEMBLY__ */
|
|
#endif /* __ARCH_ARM_INCLUDE_SPINLOCK_H */
|