fc46135ebc
Improvements in STM32 ADC, minor changes in STM32 PWM, DMA, HRTIM and add some highpri ADC examples arch/arch/src/stm32/stm32_adc: fix RCC reset logic arch/arch/src/stm32/stm32_adc: move sample time change functions to low-level ADC ops arch/arch/src/stm32/stm32_adc: configurable ADC DMA mode (one shot mode, circular mode) arch/arch/src/stm32/stm32_pwm: remove llops_get interface. We can use structure casting to get pwm low-level ops arch/arch/src/stm32/stm32_pwm: add timer enable/disable and frequency update to low-level ops arch/src/arm/stm32: remove redundant stm32f33xxx_dma.c arch/arm/src/stm32/stm32f40xxx_dma.c: add interfaces to interact with highp priority DMA interupts arch/src/arm/stm32/stm32_hrtim: do not enable timers on startup if option from Kconfig selected and add interface to enable/disable timers arch/src/arm/stm32/stm32_hrtim: fix some warnings configs/nucleo-f334r8/highpri: update configuration due to changes in stm32_adc configs/stm32f334-disco/buckboost: update configuration due to changes in stm32_adc configs/nucleo-f334r8/highpri: add support for ADC injected sequence, add triggering from TIM1 configs/nucleo-f302r8/highpri: add high priority ADC interrupts example configs/stm32f429i-disco/highpri: add high priority ADC interrupts example Approved-by: GregoryN <gnutt@nuttx.org>
70 lines
1.8 KiB
Plaintext
70 lines
1.8 KiB
Plaintext
# CONFIG_DEV_NULL is not set
|
|
# CONFIG_LIBC_LONG_LONG is not set
|
|
CONFIG_ADC=y
|
|
CONFIG_ANALOG=y
|
|
CONFIG_ARCH="arm"
|
|
CONFIG_ARCH_BOARD="nucleo-f334r8"
|
|
CONFIG_ARCH_BOARD_NUCLEO_F334R8=y
|
|
CONFIG_ARCH_BUTTONS=y
|
|
CONFIG_ARCH_CHIP_STM32=y
|
|
CONFIG_ARCH_CHIP_STM32F334R8=y
|
|
CONFIG_ARCH_HIPRI_INTERRUPT=y
|
|
CONFIG_ARCH_RAMVECTORS=y
|
|
CONFIG_ARCH_STACKDUMP=y
|
|
CONFIG_BOARD_LOOPSPERMSEC=16717
|
|
CONFIG_BUILTIN=y
|
|
CONFIG_BUILTIN_PROXY_STACKSIZE=512
|
|
CONFIG_DISABLE_ENVIRON=y
|
|
CONFIG_DISABLE_MQUEUE=y
|
|
CONFIG_DISABLE_POLL=y
|
|
CONFIG_DISABLE_POSIX_TIMERS=y
|
|
CONFIG_FDCLONE_STDIO=y
|
|
CONFIG_INTELHEX_BINARY=y
|
|
CONFIG_LIBC_FLOATINGPOINT=y
|
|
CONFIG_LIBM=y
|
|
CONFIG_LIB_BOARDCTL=y
|
|
CONFIG_MAX_TASKS=4
|
|
CONFIG_MAX_WDOGPARMS=1
|
|
CONFIG_NAME_MAX=16
|
|
CONFIG_NFILE_DESCRIPTORS=8
|
|
CONFIG_NFILE_STREAMS=8
|
|
CONFIG_NUCLEOF334R8_HIGHPRI=y
|
|
CONFIG_POSIX_SPAWN_PROXY_STACKSIZE=512
|
|
CONFIG_PREALLOC_TIMERS=2
|
|
CONFIG_PREALLOC_WDOGS=1
|
|
CONFIG_PTHREAD_STACK_DEFAULT=1024
|
|
CONFIG_PTHREAD_STACK_MIN=1024
|
|
CONFIG_RAM_SIZE=12288
|
|
CONFIG_RAM_START=0x20000000
|
|
CONFIG_RAW_BINARY=y
|
|
CONFIG_RR_INTERVAL=200
|
|
CONFIG_SCHED_WAITPID=y
|
|
CONFIG_SDCLONE_DISABLE=y
|
|
CONFIG_START_DAY=6
|
|
CONFIG_START_MONTH=12
|
|
CONFIG_START_YEAR=2011
|
|
CONFIG_STM32_ADC1=y
|
|
CONFIG_STM32_ADC1_DMA=y
|
|
CONFIG_STM32_ADC1_DMA_CFG=1
|
|
CONFIG_STM32_ADC1_INJECTED_CHAN=1
|
|
CONFIG_STM32_ADC_LL_OPS=y
|
|
CONFIG_STM32_ADC_NOIRQ=y
|
|
CONFIG_STM32_DMA1=y
|
|
CONFIG_STM32_HRTIM1=y
|
|
CONFIG_STM32_HRTIM_ADC1_TRG1=y
|
|
CONFIG_STM32_HRTIM_ADC=y
|
|
CONFIG_STM32_HRTIM_CLK_FROM_PLL=y
|
|
CONFIG_STM32_HRTIM_DISABLE_CHARDRV=y
|
|
CONFIG_STM32_HRTIM_NO_ENABLE_TIMERS=y
|
|
CONFIG_STM32_HRTIM_TIMA=y
|
|
CONFIG_STM32_JTAG_SW_ENABLE=y
|
|
CONFIG_STM32_PWR=y
|
|
CONFIG_STM32_USART2=y
|
|
CONFIG_SYSTEM_READLINE=y
|
|
CONFIG_TASK_NAME_SIZE=0
|
|
CONFIG_TASK_SPAWN_DEFAULT_STACKSIZE=512
|
|
CONFIG_USART2_SERIAL_CONSOLE=y
|
|
CONFIG_USERMAIN_STACKSIZE=1024
|
|
CONFIG_USER_ENTRYPOINT="highpri_main"
|
|
CONFIG_WDOG_INTRESERVE=0
|