e77b06721b
N/A Summary: Arm64 support for NuttX, Features supported: 1. Cortex-a53 single core and SMP support: it's can run into nsh shell at qemu virt machine. 2. qemu-a53 board configuration support: it's only for evaluate propose 3. FPU support for armv8-a: FPU context switching at NEON/floating-point TRAP is supported. 4. psci interface, armv8 cache operation(data cache) and smccc support. 5. fix mass code style issue, thank for @xiaoxiang781216, @hartmannathan @pkarashchenko Please refer to boards/arm64/qemu/qemu-a53/README.txt for detail Note: 1. GCC MACOS issue The GCC 11.2 toolchain for MACOS may get crash while compiling float operation function, the following link describe the issue and give analyse at the issue: https://bugs.linaro.org/show_bug.cgi?id=5825 it's seem GCC give a wrong instruction at certain machine which without architecture features the new toolchain is not available still, so just disable the MACOS cibuild check at present Signed-off-by: qinwei1 <qinwei1@xiaomi.com>
52 lines
1.8 KiB
C
52 lines
1.8 KiB
C
/****************************************************************************
|
|
* arch/arm64/include/qemu/chip.h
|
|
*
|
|
* Licensed to the Apache Software Foundation (ASF) under one or more
|
|
* contributor license agreements. See the NOTICE file distributed with
|
|
* this work for additional information regarding copyright ownership. The
|
|
* ASF licenses this file to you under the Apache License, Version 2.0 (the
|
|
* "License"); you may not use this file except in compliance with the
|
|
* License. You may obtain a copy of the License at
|
|
*
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
|
*
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
|
|
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
|
|
* License for the specific language governing permissions and limitations
|
|
* under the License.
|
|
*
|
|
****************************************************************************/
|
|
|
|
#ifndef __ARCH_ARM64_INCLUDE_QEMU_CHIP_H
|
|
#define __ARCH_ARM64_INCLUDE_QEMU_CHIP_H
|
|
|
|
/****************************************************************************
|
|
* Included Files
|
|
****************************************************************************/
|
|
|
|
#include <nuttx/config.h>
|
|
|
|
/* Number of bytes in @p x kibibytes/mebibytes/gibibytes */
|
|
|
|
#define KB(x) ((x) << 10)
|
|
#define MB(x) (KB(x) << 10)
|
|
#define GB(x) (MB(UINT64_C(x)) << 10)
|
|
|
|
#if defined(CONFIG_ARCH_CHIP_QEMU_A53)
|
|
|
|
#define CONFIG_GICD_BASE 0x8000000
|
|
#define CONFIG_GICR_BASE 0x80a0000
|
|
|
|
#define CONFIG_RAMBANK1_ADDR 0x40000000
|
|
#define CONFIG_RAMBANK1_SIZE MB(128)
|
|
|
|
#define CONFIG_DEVICEIO_BASEADDR 0x7000000
|
|
#define CONFIG_DEVICEIO_SIZE MB(512)
|
|
|
|
#define CONFIG_LOAD_BASE 0x40280000
|
|
|
|
#endif
|
|
|
|
#endif /* __ARCH_ARM64_INCLUDE_QEMU_CHIP_H */
|