26ac5335e5
GPIO driver with optional ISR support. Allows for multiple GPIO peripherals to be specified at an arbitrary addresses.
67 lines
2.5 KiB
C
67 lines
2.5 KiB
C
/****************************************************************************
|
|
* arch/risc-v/include/litex/irq.h
|
|
*
|
|
* Licensed to the Apache Software Foundation (ASF) under one or more
|
|
* contributor license agreements. See the NOTICE file distributed with
|
|
* this work for additional information regarding copyright ownership. The
|
|
* ASF licenses this file to you under the Apache License, Version 2.0 (the
|
|
* "License"); you may not use this file except in compliance with the
|
|
* License. You may obtain a copy of the License at
|
|
*
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
|
*
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
|
|
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
|
|
* License for the specific language governing permissions and limitations
|
|
* under the License.
|
|
*
|
|
****************************************************************************/
|
|
|
|
#ifndef __ARCH_RISCV_INCLUDE_LITEX_IRQ_H
|
|
#define __ARCH_RISCV_INCLUDE_LITEX_IRQ_H
|
|
|
|
/****************************************************************************
|
|
* Included Files
|
|
****************************************************************************/
|
|
|
|
#ifdef CONFIG_LITEX_USE_CUSTOM_IRQ_DEFINITIONS
|
|
#include CONFIG_LITEX_CUSTOM_IRQ_DEFINITIONS_PATH
|
|
#else
|
|
|
|
/****************************************************************************
|
|
* Pre-processor Definitions
|
|
****************************************************************************/
|
|
|
|
/* Map RISC-V exception code to NuttX IRQ */
|
|
|
|
#define LITEX_IRQ_UART0 (RISCV_IRQ_MEXT + 1)
|
|
#define LITEX_IRQ_TIMER0 (RISCV_IRQ_MEXT + 2)
|
|
#define LITEX_IRQ_ETHMAC (RISCV_IRQ_MEXT + 3)
|
|
#define LITEX_IRQ_SDCARD (RISCV_IRQ_MEXT + 4)
|
|
#define LITEX_IRQ_GPIO (RISCV_IRQ_MEXT + 5)
|
|
|
|
/* The last hardware IRQ number */
|
|
|
|
#define LITEX_IRQ_LAST (LITEX_IRQ_GPIO)
|
|
|
|
/* Second level GPIO interrupts. GPIO interrupts are decoded and dispatched
|
|
* as a second level of decoding: The first level dispatches to the GPIO
|
|
* interrupt handler. The second to the decoded GPIO interrupt handler.
|
|
*/
|
|
|
|
#ifdef CONFIG_LITEX_GPIO_IRQ
|
|
# define LITEX_NIRQ_GPIO 32
|
|
# define LITEX_FIRST_GPIOIRQ (LITEX_IRQ_LAST + 1)
|
|
# define LITEX_LAST_GPIOIRQ (LITES_FIRST_GPIOIRQ + LITEX_NIRQ_GPIO)
|
|
#else
|
|
# define LITEX_NIRQ_GPIO 0
|
|
#endif
|
|
|
|
/* Total number of IRQs */
|
|
|
|
#define NR_IRQS (LITEX_IRQ_LAST + LITEX_NIRQ_GPIO + 1)
|
|
|
|
#endif /* CONFIG_LITEX_USE_CUSTOM_IRQ_DEFINITIONS */
|
|
#endif /* __ARCH_RISCV_INCLUDE_LITEX_IRQ_H */
|