bcf4a5d056
Port STM32F7 I2C driver to STM32L4
* arch/stm32l4: port STM32F7 I2C driver to STM32L4
STM32L4 I2C driver is in work-in-progress state (plentiful of
TODOs and #warnings) and lags many features found in more
up-to-date STM32 I2C drivers. The peripheral on STM32F7 and
STM32L4 are identical except for L4's 'wakeup from stop mode'
flag and STM32F7's I2C driver is in more 'ready to use' state.
Patch ports the STM32F7 I2C driver to STM32L4. The I2C clock
configuration is kept the same as before (I2CCLK = PCLK1 80 Mhz)
instead of switching to STM32F7 arch default that is I2CCLK=HSI.
Further work would be to add configuration option for choosing
I2C clock source instead of current hard-coded default.
* arch/arm/stm32f7: i2c: restore bus frequency after I2C reset
Copy frequency restoration fix from STM32L4 I2C driver to STM32F7 I2C driver.
* arch/arm/stm32f7: i2c: remove unused Kconfig option
* configs/nucleo-l496zg/nsh: enable I2C4 bus with i2ctool
Approved-by: Gregory Nutt <gnutt@nuttx.org>
106 lines
2.5 KiB
Plaintext
106 lines
2.5 KiB
Plaintext
CONFIG_ADC=y
|
|
CONFIG_ANALOG=y
|
|
CONFIG_ARCH="arm"
|
|
CONFIG_ARCH_BOARD="nucleo-l496zg"
|
|
CONFIG_ARCH_BOARD_NUCLEO_L496ZG=y
|
|
CONFIG_ARCH_BUTTONS=y
|
|
CONFIG_ARCH_CHIP_STM32L496ZG=y
|
|
CONFIG_ARCH_CHIP_STM32L4=y
|
|
# CONFIG_ARCH_FPU is not set
|
|
CONFIG_ARCH_INTERRUPTSTACK=2048
|
|
CONFIG_ARCH_IRQBUTTONS=y
|
|
CONFIG_ARCH_STACKDUMP=y
|
|
CONFIG_ARMV7M_STACKCHECK=y
|
|
CONFIG_BOARD_LOOPSPERMSEC=8499
|
|
CONFIG_BUILTIN=y
|
|
CONFIG_DEBUG_ASSERTIONS=y
|
|
CONFIG_DEBUG_ERROR=y
|
|
CONFIG_DEBUG_FEATURES=y
|
|
CONFIG_DEBUG_INFO=y
|
|
CONFIG_DEBUG_SYMBOLS=y
|
|
CONFIG_DEBUG_WARN=y
|
|
CONFIG_DISABLE_POLL=y
|
|
CONFIG_EXAMPLES_ADC_SWTRIG=y
|
|
CONFIG_EXAMPLES_ADC=y
|
|
CONFIG_EXAMPLES_ALARM=y
|
|
CONFIG_EXAMPLES_NSH_CXXINITIALIZE=y
|
|
CONFIG_EXAMPLES_NSH=y
|
|
CONFIG_EXAMPLES_OSTEST=y
|
|
CONFIG_EXAMPLES_RANDOM=y
|
|
CONFIG_FS_PROCFS_REGISTER=y
|
|
CONFIG_FS_PROCFS=y
|
|
CONFIG_HAVE_CXXINITIALIZE=y
|
|
CONFIG_HAVE_CXX=y
|
|
CONFIG_I2C_RESET=y
|
|
CONFIG_I2C=y
|
|
CONFIG_MAX_TASKS=16
|
|
CONFIG_MAX_WDOGPARMS=2
|
|
CONFIG_MM_REGIONS=2
|
|
CONFIG_NFILE_DESCRIPTORS=8
|
|
CONFIG_NFILE_STREAMS=8
|
|
CONFIG_NSH_ARCHINIT=y
|
|
# CONFIG_NSH_ARGCAT is not set
|
|
CONFIG_NSH_BUILTIN_APPS=y
|
|
# CONFIG_NSH_CMDOPT_DF_H is not set
|
|
# CONFIG_NSH_CMDPARMS is not set
|
|
CONFIG_NSH_DISABLE_IFUPDOWN=y
|
|
CONFIG_NSH_FILEIOSIZE=512
|
|
CONFIG_NSH_LINELEN=64
|
|
CONFIG_NSH_READLINE=y
|
|
CONFIG_PREALLOC_MQ_MSGS=4
|
|
CONFIG_PREALLOC_TIMERS=4
|
|
CONFIG_PREALLOC_WDOGS=8
|
|
CONFIG_RAM_SIZE=98304
|
|
CONFIG_RAM_START=0x20000000
|
|
CONFIG_RAW_BINARY=y
|
|
CONFIG_READLINE_CMD_HISTORY=y
|
|
CONFIG_READLINE_TABCOMPLETION=y
|
|
CONFIG_RR_INTERVAL=200
|
|
CONFIG_RTC_ALARM=y
|
|
CONFIG_RTC_DATETIME=y
|
|
CONFIG_RTC_DRIVER=y
|
|
CONFIG_RTC_IOCTL=y
|
|
CONFIG_RTC_NALARMS=2
|
|
CONFIG_RTC=y
|
|
CONFIG_SCHED_WAITPID=y
|
|
CONFIG_SDCLONE_DISABLE=y
|
|
CONFIG_SERIAL_TERMIOS=y
|
|
CONFIG_STACK_COLORATION=y
|
|
CONFIG_STM32L4_ADC1_DMA=y
|
|
CONFIG_STM32L4_ADC1_SAMPLE_FREQUENCY=1000
|
|
CONFIG_STM32L4_ADC1=y
|
|
CONFIG_STM32L4_ADC2_DMA=y
|
|
CONFIG_STM32L4_ADC2=y
|
|
CONFIG_STM32L4_ADC3_DMA=y
|
|
CONFIG_STM32L4_ADC3=y
|
|
CONFIG_STM32L4_DISABLE_IDLE_SLEEP_DURING_DEBUG=y
|
|
CONFIG_STM32L4_DMA1=y
|
|
CONFIG_STM32L4_DMA2=y
|
|
CONFIG_STM32L4_FSMC=y
|
|
CONFIG_STM32L4_I2C1=y
|
|
CONFIG_STM32L4_I2C2=y
|
|
CONFIG_STM32L4_I2C3=y
|
|
CONFIG_STM32L4_I2C4=y
|
|
CONFIG_STM32L4_LPUART1=y
|
|
CONFIG_STM32L4_OTGFS=y
|
|
CONFIG_STM32L4_PWR=y
|
|
CONFIG_STM32L4_RNG=y
|
|
CONFIG_STM32L4_SAI1PLL=y
|
|
CONFIG_STM32L4_SPI1=y
|
|
CONFIG_STM32L4_SPI2=y
|
|
CONFIG_STM32L4_SPI3=y
|
|
CONFIG_STM32L4_SRAM2_HEAP=y
|
|
CONFIG_STM32L4_TIM1_ADC=y
|
|
CONFIG_STM32L4_TIM1=y
|
|
CONFIG_STM32L4_USART2=y
|
|
CONFIG_STM32L4_USART3=y
|
|
CONFIG_SYSTEM_I2CTOOL=y
|
|
CONFIG_I2CTOOL_MINBUS=1
|
|
CONFIG_I2CTOOL_MAXBUS=4
|
|
CONFIG_SYSTEM_STACKMONITOR=y
|
|
CONFIG_SYSTEM_TEE=y
|
|
CONFIG_TASK_NAME_SIZE=0
|
|
CONFIG_USART3_SERIAL_CONSOLE=y
|
|
CONFIG_USER_ENTRYPOINT="nsh_main"
|
|
CONFIG_WDOG_INTRESERVE=1
|