65 lines
1.6 KiB
Plaintext
65 lines
1.6 KiB
Plaintext
# CONFIG_ARCH_FPU is not set
|
|
# CONFIG_NSH_ARGCAT is not set
|
|
# CONFIG_NSH_CMDOPT_HEXDUMP is not set
|
|
# CONFIG_NSH_CMDPARMS is not set
|
|
# CONFIG_NSH_DISABLE_IFCONFIG is not set
|
|
# CONFIG_NSH_DISABLE_PS is not set
|
|
CONFIG_ARCH="arm"
|
|
CONFIG_ARCH_BOARD="nucleo-l476rg"
|
|
CONFIG_ARCH_BOARD_NUCLEO_L476RG=y
|
|
CONFIG_ARCH_CHIP_STM32L476RG=y
|
|
CONFIG_ARCH_CHIP_STM32L4=y
|
|
CONFIG_ARCH_INTERRUPTSTACK=2048
|
|
CONFIG_ARCH_STACKDUMP=y
|
|
CONFIG_ARMV7M_TOOLCHAIN_CODESOURCERYL=y
|
|
CONFIG_BOARD_LOOPSPERMSEC=8499
|
|
CONFIG_BUILTIN=y
|
|
CONFIG_DEBUG_SYMBOLS=y
|
|
CONFIG_DISABLE_POLL=y
|
|
CONFIG_EXAMPLES_ALARM=y
|
|
CONFIG_SYSTEM_NSH=y
|
|
CONFIG_SYSTEM_NSH_CXXINITIALIZE=y
|
|
CONFIG_EXAMPLES_OSTEST=y
|
|
CONFIG_EXAMPLES_RANDOM=y
|
|
CONFIG_HAVE_CXX=y
|
|
CONFIG_HAVE_CXXINITIALIZE=y
|
|
CONFIG_INTELHEX_BINARY=y
|
|
CONFIG_MAX_TASKS=16
|
|
CONFIG_MAX_WDOGPARMS=2
|
|
CONFIG_MM_REGIONS=2
|
|
CONFIG_NFILE_DESCRIPTORS=8
|
|
CONFIG_NFILE_STREAMS=8
|
|
CONFIG_NSH_ARCHINIT=y
|
|
CONFIG_NSH_BUILTIN_APPS=y
|
|
CONFIG_NSH_FILEIOSIZE=512
|
|
CONFIG_NSH_LINELEN=64
|
|
CONFIG_NSH_READLINE=y
|
|
CONFIG_PREALLOC_MQ_MSGS=4
|
|
CONFIG_PREALLOC_TIMERS=4
|
|
CONFIG_PREALLOC_WDOGS=8
|
|
CONFIG_RAM_SIZE=98304
|
|
CONFIG_RAM_START=0x20000000
|
|
CONFIG_RAW_BINARY=y
|
|
CONFIG_RR_INTERVAL=200
|
|
CONFIG_RTC_ALARM=y
|
|
CONFIG_RTC_DATETIME=y
|
|
CONFIG_RTC_DRIVER=y
|
|
CONFIG_RTC_IOCTL=y
|
|
CONFIG_RTC_NALARMS=2
|
|
CONFIG_SCHED_WAITPID=y
|
|
CONFIG_SDCLONE_DISABLE=y
|
|
CONFIG_SPI=y
|
|
CONFIG_STM32L4_DISABLE_IDLE_SLEEP_DURING_DEBUG=y
|
|
CONFIG_STM32L4_DMA1=y
|
|
CONFIG_STM32L4_DMA2=y
|
|
CONFIG_STM32L4_PWR=y
|
|
CONFIG_STM32L4_RNG=y
|
|
CONFIG_STM32L4_RTC=y
|
|
CONFIG_STM32L4_SAI1PLL=y
|
|
CONFIG_STM32L4_SRAM2_HEAP=y
|
|
CONFIG_STM32L4_USART2=y
|
|
CONFIG_TASK_NAME_SIZE=0
|
|
CONFIG_USART2_SERIAL_CONSOLE=y
|
|
CONFIG_USER_ENTRYPOINT="nsh_main"
|
|
CONFIG_WDOG_INTRESERVE=1
|