nuttx

chip

Squashed commit of the following:

2019-03-04 08:35:29 -06:00

chip.h

configs/imxrt1050-evk: Add knsh configuration.. PROTECTED mode NSH build.

2018-06-08 16:27:14 -06:00

imxrt105x_daisy.c

arch/arm/src/imxrt: ADD GPIO Support Input daisy selection

2019-01-16 18:03:10 -06:00

imxrt106x_daisy.c

arch/arm/src/imxrt: ADD GPIO Support Input daisy selection

2019-01-16 18:03:10 -06:00

imxrt_allocateheap.c

Merged in david_s5/nuttx/master_imxrt (pull request #748 )

2018-11-06 22:47:20 +00:00

imxrt_clockconfig.c

arch/arm/src/imxrt/imxrt_clockconfig.c: If SDRAM is actived it was only running at 40MHz. This was becaus imxrt_clockconfig.c changed the SEMC clock divider after the DCD was configured. This commit corrects that.

2019-03-10 07:25:45 -06:00

imxrt_clockconfig.h

arch/arm/src/imxrt: Various fixes from attempt at initial bringup.

2018-05-14 16:07:34 -06:00

imxrt_clrpend.c

…

imxrt_config.h

arch/arc/src: Remove all driver-specific logic to set the interrupt priority. There is no good reason to change the interrupt priority unless you just want to debug a difficult problem. OR is you want to use high priority interrupts. In that case the specific interrupt priorities will need to be set by board-specific logic.

2018-12-06 13:34:41 -06:00

imxrt_daisy.c

arch/arm/src/imxrt: ADD GPIO Support Input daisy selection

2019-01-16 18:03:10 -06:00

imxrt_edma.c

arch/arm/src/max326xx: Add framework for MAX326XX standard DMA support.

2018-11-20 08:09:03 -06:00

imxrt_edma.h

arch/arm/src/imxrt: There is a separate interrupt vector for DMA channel error interrupts.

2018-05-23 06:52:41 -06:00

imxrt_enet.c

include/net/if.h: Fix some macro definitions overlooked in commit d105dc9b5e82a3b8710b44a81f05660410e1f22d. Also corrects the name of a structure: mii_ioctl_notify_s vs mii_iotcl_notify_s.

2019-01-27 16:43:42 -06:00

imxrt_enet.h

This commit adds an i.MX RT Ethernet drivers.

2018-05-25 09:36:23 -06:00

imxrt_gpio.c

arch/arm/src/imxrt: ADD GPIO Support Input daisy selection

2019-01-16 18:03:10 -06:00

imxrt_gpio.h

Merged in david_s5/nuttx/master_imxrt (pull request #748 )

2018-11-06 22:47:20 +00:00

imxrt_gpioirq.c

arch/arm/src/imxrt/imxrt_gpioirq.c: Fix some inconsistent spacing and indentation noted in review of previous commit.

2018-11-06 16:51:46 -06:00

imxrt_hprtc.c

arch/arm/src/imxrt: Fix some early testing bugs. The HPRTC is now functional. However, if the LPSRTC is enabled, then there is a hang during LPSRTC initialization. It appears that there is some problem in providing clocking and initializing the LPSRTC domain.

2018-06-27 15:27:56 -06:00

imxrt_hprtc.h

This commit addes support for the i.MXRT RTC. This initial commit is code complete (with limited featurs and options) but untested.

2018-06-27 11:19:12 -06:00

imxrt_idle.c

…

imxrt_iomuxc.c

arch/arm/src/imxrt: IOMUXC logic now uses peripheral clock helpers (I think it was enabling the wrong clocks anyway). Minor updates to eDMA logic.

2018-05-20 12:02:50 -06:00

imxrt_iomuxc.h

arch/arm/src/imxrt: Corrects some IOMUX controls.

2018-05-15 10:16:57 -06:00

imxrt_irq.c

In the current implementation we only use very high priority interrupts (levels 0, 0x10 and 0x20 in CORTEX-M speak) but that means there are loads of lower priority ones that are effectively unused. I have *not* changed the semantics of these levels but have 'shifted' them to be based around the midpoint of the available interrupts (0x80) rather than at the top end....that allows for interrupts to be defined above (or, indeed, below) them as needed by the application. This should have no functional effect on existing code but adds in a clean capability to define higher priority interrupts.

2018-12-03 17:41:59 -06:00

imxrt_irq.h

…

imxrt_lcd.c

Squashed commit of the following:

2019-03-04 08:35:29 -06:00

imxrt_lcd.h

Squashed commit of the following:

2019-03-04 08:35:29 -06:00

imxrt_lowputc.c

arch/arm/src/imxrt: IOMUXC logic now uses peripheral clock helpers (I think it was enabling the wrong clocks anyway). Minor updates to eDMA logic.

2018-05-20 12:02:50 -06:00

imxrt_lowputc.h

…

imxrt_lpi2c.c

arch/arm/src/imxrt/imxrt_lpi2c.c: I2C Reset rework

2019-01-16 18:10:13 -06:00

imxrt_lpi2c.h

arch/arm/src/imxrt: Add full support for the LPSPI in poll mode; includes a minor fix for LPI2C.

2018-10-31 12:50:05 -06:00

imxrt_lpspi.c

arch/arm/src/imxrt/imxrt_lpspi.c: Removed unused clock, that borked he build

2019-01-16 18:06:28 -06:00

imxrt_lpspi.h

arch/arm/src/imxrt: Add full support for the LPSPI in poll mode; includes a minor fix for LPI2C.

2018-10-31 12:50:05 -06:00

imxrt_lpsrtc.c

arch/arm/src/imxrt/imxrt_lpsrtc.c: SVNC LPCR register bits 0 & 1 are NOT reserved and are, in fact, needed to enabled the SRTC. Now the SRTC is working.

2018-09-26 10:13:20 -06:00

imxrt_lpsrtc.h

This commit addes support for the i.MXRT RTC. This initial commit is code complete (with limited featurs and options) but untested.

2018-06-27 11:19:12 -06:00

imxrt_mpuinit.c

configs/imxrt1050-evk: Add knsh configuration.. PROTECTED mode NSH build.

2018-06-08 16:27:14 -06:00

imxrt_mpuinit.h

configs/imxrt1050-evk: Add knsh configuration.. PROTECTED mode NSH build.

2018-06-08 16:27:14 -06:00

imxrt_ocotp.c

arch/arm/src/imxrt/imxrt_ocotp.c: Fix a typo that I introduced trying to fix a warning.

2019-03-02 09:27:45 -06:00

imxrt_ocotp.h

arch/arm/src/imxrt: Added OCOTP Support.

2019-02-27 14:19:30 -06:00

imxrt_periphclks.c

arch/arm/src/imxrt: Centralilze and standardize control of peripheral clocking. Add logic to initialize the DMAMUX.

2018-05-20 10:03:45 -06:00

imxrt_periphclks.h

arch/arm/src/imxrt/imxrt_periphclks.h: Ensure C++ compatibility.

2019-01-16 18:12:56 -06:00

imxrt_rtc_lowerhalf.c

This commit addes support for the i.MXRT RTC. This initial commit is code complete (with limited featurs and options) but untested.

2018-06-27 11:19:12 -06:00

imxrt_serial.c

arch/arm/src/imxrt: Fix another newly introduced compilarsion error due to missing inclusion of nuttx/fs/ioctl.h. I think this is a side-effect of removing arch/serial.h which probably provided a sneak inclusion path for nuttx/fs/ioctl.h. We will just have to fix them one at a time as they pop-up in build testing.

2019-01-27 13:25:58 -06:00

imxrt_serial.h

…

imxrt_start.c

Squashed commit of the following:

2019-02-04 16:20:35 -06:00

imxrt_start.h

configs/imxrt1050-evk: Add knsh configuration.. PROTECTED mode NSH build.

2018-06-08 16:27:14 -06:00

imxrt_timerisr.c

arch/arm/src/imxrt: Fix typo introduced in last commit. Noted by jakearcx@gmail.com.

2018-04-20 06:49:45 -06:00

imxrt_usdhc.c

arch/arm/src/imxrt/imxrt_usdhc.c: Eliminate a warning

2019-01-16 18:15:01 -06:00

imxrt_usdhc.h

arch/arm/src/imxrt/imxrt_usdhc.c: Initial commit of the i.MXRT SDHC driver. This driver is partially functional, working in PIO mode. DMA support and additional testing are needed.

2018-11-01 06:26:51 -06:00

imxrt_userspace.c

…

imxrt_userspace.h

…

imxrt_wdog.c

Merged in david_s5/nuttx/master_imxrt (pull request #737 )

2018-10-23 22:54:28 +00:00

imxrt_wdog.h

arch/arm/src/imxrt: Various fixes from attempt at initial bringup.

2018-05-14 16:07:34 -06:00

imxrt_xbar.c

arch/arm/src/imxrt: Add XBAR Support

2019-01-29 17:24:27 -06:00

imxrt_xbar.h

arch/arm/src/imxrt: Add XBAR Support

2019-01-29 17:24:27 -06:00

Kconfig

arch/arm/src/imxrt/imxrt_clockconfig.c: If SDRAM is actived it was only running at 40MHz. This was becaus imxrt_clockconfig.c changed the SEMC clock divider after the DCD was configured. This commit corrects that.

2019-03-10 07:25:45 -06:00

Make.defs

Squashed commit of the following:

2019-03-04 08:35:29 -06:00