216 lines
11 KiB
C
216 lines
11 KiB
C
/****************************************************************************
|
|
* arch/mips/include/pic32mx/irq_1xx2xx.h
|
|
*
|
|
* Copyright (C) 2012 Gregory Nutt. All rights reserved.
|
|
* Author: Gregory Nutt <gnutt@nuttx.org>
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
*
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in
|
|
* the documentation and/or other materials provided with the
|
|
* distribution.
|
|
* 3. Neither the name NuttX nor the names of its contributors may be
|
|
* used to endorse or promote products derived from this software
|
|
* without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
|
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
|
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
|
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
|
|
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
|
|
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
|
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
****************************************************************************/
|
|
|
|
/* This file should never be included directly but, rather, only indirectly
|
|
* through nuttx/irq.h
|
|
*/
|
|
|
|
#ifndef __ARCH_MIPS_INCLUDE_PIC32MX_IRQ_1XX2XX_H
|
|
#define __ARCH_MIPS_INCLUDE_PIC32MX_IRQ_1XX2XX_H
|
|
|
|
/****************************************************************************
|
|
* Included Files
|
|
****************************************************************************/
|
|
|
|
/****************************************************************************
|
|
* Pre-processor Definitions
|
|
****************************************************************************/
|
|
|
|
/* Interrupt vector numbers. These should be used to attach to interrupts
|
|
* and to change interrupt priorities.
|
|
*/
|
|
|
|
#define PIC32MX_IRQ_CT 0 /* Vector: 0, Core Timer Interrupt */
|
|
#define PIC32MX_IRQ_CS0 1 /* Vector: 1, Core Software Interrupt 0 */
|
|
#define PIC32MX_IRQ_CS1 2 /* Vector: 2, Core Software Interrupt 1 */
|
|
#define PIC32MX_IRQ_INT0 3 /* Vector: 3, External Interrupt 0 */
|
|
#define PIC32MX_IRQ_T1 4 /* Vector: 4, Timer 1 */
|
|
#define PIC32MX_IRQ_IC1 5 /* Vector: 5, Input Capture 1 */
|
|
#define PIC32MX_IRQ_OC1 6 /* Vector: 6, Output Compare 1 */
|
|
#define PIC32MX_IRQ_INT1 7 /* Vector: 7, External Interrupt 1 */
|
|
#define PIC32MX_IRQ_T2 8 /* Vector: 8, Timer 2 */
|
|
#define PIC32MX_IRQ_IC2 9 /* Vector: 9, Input Capture 2 */
|
|
#define PIC32MX_IRQ_OC2 10 /* Vector: 10, Output Compare 2 */
|
|
#define PIC32MX_IRQ_INT2 11 /* Vector: 11, External Interrupt 2 */
|
|
#define PIC32MX_IRQ_T3 12 /* Vector: 12, Timer 3 */
|
|
#define PIC32MX_IRQ_IC3 13 /* Vector: 13, Input Capture 3 */
|
|
#define PIC32MX_IRQ_OC3 14 /* Vector: 14, Output Compare 3 */
|
|
#define PIC32MX_IRQ_INT3 15 /* Vector: 15, External Interrupt 3 */
|
|
#define PIC32MX_IRQ_T4 16 /* Vector: 16, Timer 4 */
|
|
#define PIC32MX_IRQ_IC4 17 /* Vector: 17, Input Capture 4 */
|
|
#define PIC32MX_IRQ_OC4 18 /* Vector: 18, Output Compare 4 */
|
|
#define PIC32MX_IRQ_INT4 19 /* Vector: 19, External Interrupt 4 */
|
|
#define PIC32MX_IRQ_T5 20 /* Vector: 20, Timer 5 */
|
|
#define PIC32MX_IRQ_IC5 21 /* Vector: 21, Input Capture 5 */
|
|
#define PIC32MX_IRQ_OC5 22 /* Vector: 22, Output Compare 5 */
|
|
#define PIC32MX_IRQ_AD1 23 /* Vector: 23, ADC1 Convert Done */
|
|
#define PIC32MX_IRQ_FSCM 24 /* Vector: 24, Fail-Safe Clock Monitor */
|
|
#define PIC32MX_IRQ_RTCC 25 /* Vector: 25, Real-Time Clock and Calendar */
|
|
#define PIC32MX_IRQ_FCE 26 /* Vector: 26, Flash Control Event */
|
|
#define PIC32MX_IRQ_CMP1 27 /* Vector: 27, Comparator 1 */
|
|
#define PIC32MX_IRQ_CMP2 28 /* Vector: 28, Comparator 2 */
|
|
#define PIC32MX_IRQ_CMP3 29 /* Vector: 29, Comparator 3 */
|
|
#define PIC32MX_IRQ_USB 30 /* Vector: 30, USB */
|
|
#define PIC32MX_IRQ_SPI1 31 /* Vector: 31, SPI1 */
|
|
#define PIC32MX_IRQ_U1 32 /* Vector: 32, UART1 */
|
|
#define PIC32MX_IRQ_I2C1 33 /* Vector: 33, I2C1 */
|
|
#define PIC32MX_IRQ_CN 34 /* Vector: 34, Input Change */
|
|
#define PIC32MX_IRQ_PMP 35 /* Vector: 35, Parallel Master Port */
|
|
#define PIC32MX_IRQ_SPI2 36 /* Vector: 36, SPI2 */
|
|
#define PIC32MX_IRQ_U2 37 /* Vector: 37, UART2 */
|
|
#define PIC32MX_IRQ_I2C2 38 /* Vector: 38, I2C2 */
|
|
#define PIC32MX_IRQ_CTMU 39 /* Vector: 39, CTMU */
|
|
#define PIC32MX_IRQ_DMA0 40 /* Vector: 40, DMA Channel 0 */
|
|
#define PIC32MX_IRQ_DMA1 41 /* Vector: 41, DMA Channel 1 */
|
|
#define PIC32MX_IRQ_DMA2 42 /* Vector: 42, DMA Channel 2 */
|
|
#define PIC32MX_IRQ_DMA3 43 /* Vector: 43, DMA Channel 3 */
|
|
|
|
#define PIC32MX_IRQ_BAD 44 /* Not a real IRQ number */
|
|
#define NR_IRQS 44
|
|
|
|
/* Interrupt numbers. These should be used for enabling and disabling
|
|
* interrupt sources. Note that there are more interrupt sources than
|
|
* interrupt vectors and interrupt priorities. An offset of 128 is
|
|
* used so that there is no overlap with the IRQ numbers and to avoid
|
|
* errors due to misuse.
|
|
*/
|
|
|
|
#define PIC32MX_IRQSRC0_FIRST (128+0)
|
|
#define PIC32MX_IRQSRC_CT (128+0) /* Vector: 0, Core Timer Interrupt */
|
|
#define PIC32MX_IRQSRC_CS0 (128+1) /* Vector: 1, Core Software Interrupt 0 */
|
|
#define PIC32MX_IRQSRC_CS1 (128+2) /* Vector: 2, Core Software Interrupt 1 */
|
|
#define PIC32MX_IRQSRC_INT0 (128+3) /* Vector: 3, External Interrupt 0 */
|
|
#define PIC32MX_IRQSRC_T1 (128+4) /* Vector: 4, Timer 1 */
|
|
#define PIC32MX_IRQSRC_IC1E (128+5) /* Vector: 5, Input Capture 1 Error */
|
|
#define PIC32MX_IRQSRC_IC1 (128+6) /* Vector: 5, Input Capture 1 */
|
|
#define PIC32MX_IRQSRC_OC1 (128+7) /* Vector: 6, Output Compare 1 */
|
|
#define PIC32MX_IRQSRC_INT1 (128+8) /* Vector: 7, External Interrupt 1 */
|
|
#define PIC32MX_IRQSRC_T2 (128+9) /* Vector: 8, Timer 2 */
|
|
#define PIC32MX_IRQSRC_IC2E (128+10) /* Vector: 9, Input Capture 2 Error */
|
|
#define PIC32MX_IRQSRC_IC2 (128+11) /* Vector: 9, Input Capture 2 */
|
|
#define PIC32MX_IRQSRC_OC2 (128+12) /* Vector: 10, Output Compare 2 */
|
|
#define PIC32MX_IRQSRC_INT2 (128+13) /* Vector: 11, External Interrupt 2 */
|
|
#define PIC32MX_IRQSRC_T3 (128+14) /* Vector: 12, Timer 3 */
|
|
#define PIC32MX_IRQSRC_IC3E (128+15) /* Vector: 13, Input Capture 3 Error */
|
|
#define PIC32MX_IRQSRC_IC3 (128+16) /* Vector: 13, Input Capture 3 */
|
|
#define PIC32MX_IRQSRC_OC3 (128+17) /* Vector: 14, Output Compare 3 */
|
|
#define PIC32MX_IRQSRC_INT3 (128+18) /* Vector: 15, External Interrupt 3 */
|
|
#define PIC32MX_IRQSRC_T4 (128+19) /* Vector: 16, Timer 4 */
|
|
#define PIC32MX_IRQSRC_IC4E (128+20) /* Vector: 17, Input Capture 4 Error */
|
|
#define PIC32MX_IRQSRC_IC4 (128+21) /* Vector: 17, Input Capture 4 */
|
|
#define PIC32MX_IRQSRC_OC4 (128+22) /* Vector: 18, Output Compare 4 */
|
|
#define PIC32MX_IRQSRC_INT4 (128+23) /* Vector: 19, External Interrupt 4 */
|
|
#define PIC32MX_IRQSRC_T5 (128+24) /* Vector: 20, Timer 5 */
|
|
#define PIC32MX_IRQSRC_IC5E (128+25) /* Vector: 21, Input Capture 5 Error */
|
|
#define PIC32MX_IRQSRC_IC5 (128+26) /* Vector: 21, Input Capture 5 */
|
|
#define PIC32MX_IRQSRC_OC5 (128+27) /* Vector: 22, Output Compare 5 */
|
|
#define PIC32MX_IRQSRC_AD1 (128+28) /* Vector: 23, ADC1 Convert Done */
|
|
#define PIC32MX_IRQSRC_FSCM (128+29) /* Vector: 24, Fail-Safe Clock Monitor */
|
|
#define PIC32MX_IRQSRC_RTCC (128+30) /* Vector: 25, Real-Time Clock and Calendar */
|
|
#define PIC32MX_IRQSRC_FCE (128+31) /* Vector: 26, Flash Control Event */
|
|
#define PIC32MX_IRQSRC0_LAST (128+31)
|
|
|
|
#define PIC32MX_IRQSRC1_FIRST (128+32)
|
|
#define PIC32MX_IRQSRC_CMP1 (128+32) /* Vector: 27, Comparator 1 Interrupt */
|
|
#define PIC32MX_IRQSRC_CMP2 (128+33) /* Vector: 28, Comparator 2 Interrupt */
|
|
#define PIC32MX_IRQSRC_CMP2 (128+34) /* Vector: 29, Comparator 3 Interrupt */
|
|
#define PIC32MX_IRQSRC_USB (128+35) /* Vector: 30, USB */
|
|
#define PIC32MX_IRQSRC_SPI1E (128+36) /* Vector: 31, SPI1 */
|
|
#define PIC32MX_IRQSRC_SPI1TX (128+37) /* Vector: 31, " " */
|
|
#define PIC32MX_IRQSRC_SPI1RX (128+38) /* Vector: 31, " " */
|
|
#define PIC32MX_IRQSRC_U1E (128+39) /* Vector: 32, UART1 */
|
|
#define PIC32MX_IRQSRC_U1RX (128+40) /* Vector: 32, " " */
|
|
#define PIC32MX_IRQSRC_U1TX (128+41) /* Vector: 32, " " */
|
|
#define PIC32MX_IRQSRC_I2C1B (128+42) /* Vector: 33, I2C1 */
|
|
#define PIC32MX_IRQSRC_I2C1S (128+43) /* Vector: 33, " " */
|
|
#define PIC32MX_IRQSRC_I2C1M (128+44) /* Vector: 33, " " */
|
|
#define PIC32MX_IRQSRC_CNA (128+45) /* Vector: 34, Input Change Interrupt */
|
|
#define PIC32MX_IRQSRC_CNB (128+46) /* Vector: 34, Input Change Interrupt */
|
|
#define PIC32MX_IRQSRC_CNC (128+47) /* Vector: 34, Input Change Interrupt */
|
|
#define PIC32MX_IRQSRC_PMP (128+48) /* Vector: 35, Parallel Master Port */
|
|
#define PIC32MX_IRQSRC_PMPE (128+49) /* Vector: 35, Parallel Master Port */
|
|
#define PIC32MX_IRQSRC_SPI2E (128+50) /* Vector: 36, SPI2 */
|
|
#define PIC32MX_IRQSRC_SPI2TX (128+51) /* Vector: 36, " " */
|
|
#define PIC32MX_IRQSRC_SPI2RX (128+52) /* Vector: 36, " " */
|
|
#define PIC32MX_IRQSRC_U2E (128+53) /* Vector: 37, UART2 */
|
|
#define PIC32MX_IRQSRC_U2RX (128+54) /* Vector: 37, " " */
|
|
#define PIC32MX_IRQSRC_U2TX (128+55) /* Vector: 37, " " */
|
|
#define PIC32MX_IRQSRC_I2C2B (128+56) /* Vector: 38, I2C2 */
|
|
#define PIC32MX_IRQSRC_I2C2S (128+57) /* Vector: 38, " " */
|
|
#define PIC32MX_IRQSRC_I2C2M (128+58) /* Vector: 38, " " */
|
|
#define PIC32MX_IRQSRC_CTMU (128+59) /* Vector: 39, CTMU */
|
|
#define PIC32MX_IRQSRC_DMA0 (128+60) /* Vector: 40, DMA Channel 0 */
|
|
#define PIC32MX_IRQSRC_DMA1 (128+61) /* Vector: 41, DMA Channel 1 */
|
|
#define PIC32MX_IRQSRC_DMA2 (128+62) /* Vector: 42, DMA Channel 2 */
|
|
#define PIC32MX_IRQSRC_DMA3 (128+63) /* Vector: 43, DMA Channel 3 */
|
|
#define PIC32MX_IRQSRC1_LAST (128+63)
|
|
|
|
#define PIC32MX_IRQSRC_FIRST PIC32MX_IRQSRC0_FIRST
|
|
#define PIC32MX_IRQSRC_LAST PIC32MX_IRQSRC1_LAST
|
|
|
|
/****************************************************************************
|
|
* Public Types
|
|
****************************************************************************/
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
/****************************************************************************
|
|
* Inline functions
|
|
****************************************************************************/
|
|
|
|
/****************************************************************************
|
|
* Public Data
|
|
****************************************************************************/
|
|
|
|
/****************************************************************************
|
|
* Public Function Prototypes
|
|
****************************************************************************/
|
|
|
|
#ifdef __cplusplus
|
|
#define EXTERN extern "C"
|
|
extern "C"
|
|
{
|
|
#else
|
|
#define EXTERN extern
|
|
#endif
|
|
|
|
#undef EXTERN
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif /* __ASSEMBLY__ */
|
|
#endif /* __ARCH_MIPS_INCLUDE_PIC32MX_IRQ_1XX2XX_H */
|