0967eb4c24
I recently imported NuttX version 6.0 (and nsh) into a Microchip Studio project [1] on Windows to figure out what was going wrong with the avr32dev1 build. I also briefly checked NuttX version 10. I worked with the assumption that the avr32 (avr32dev1) specific changes to the codebase were minimal across NuttX releases. For the initial proof of concept I used Microchip Studio version 7.0 (with the recent Microchip's ASF updates). I use avr32-gcc (4.4.7) hosted here [2] for building NuttX for avr32dev1 on GNU/Linux. Even with the Microchip Studio project, I had initial debug problems with just stepping through the code a line at a time. I had to bring in crt0, a trampoline stub and the linker file from one of my older projects to really build on the suspicion I had with the linker file. Perhaps an older version of avr32-gcc did something differently. I am not sure about this. I used avr32-objdump to see the output sections of the generated elf file. I just had to tweak the linker script to ensure correct linking of the sections. With those changes, I was able to inspect the UART sections within NuttX Microchip Studio project. Second important change: the transmit pin: I had to reassign the pin to see the nsh console. These are the currently assigned UART pins: RX: PA_24 -> Physical IC pin 59 TX: PB_02 -> Physical IC pin 24 For the avr32dev1 board, they are pins: J1 (berg pin 28) and J2 (berg pin 10). In addition, the PR fixes silly compilation problems with avr32dev1. I have tested the nsh build with my avr32dev1 boards. I used Atmel ICE to program one of them (flash at 0x80000000) and dfu-programmer to test my other board (flash at 0x80002000). The other RS-232 parameters are the same as they were. References: [1]: https://github.com/ramangopalan/nuttx_avr32dev1 [2]: https://github.com/ramangopalan/avr32-gnu-toolchain-linux_x86_64
157 lines
5.5 KiB
C
157 lines
5.5 KiB
C
/****************************************************************************
|
|
* boards/avr/at32uc3/avr32dev1/include/board.h
|
|
*
|
|
* Licensed to the Apache Software Foundation (ASF) under one or more
|
|
* contributor license agreements. See the NOTICE file distributed with
|
|
* this work for additional information regarding copyright ownership. The
|
|
* ASF licenses this file to you under the Apache License, Version 2.0 (the
|
|
* "License"); you may not use this file except in compliance with the
|
|
* License. You may obtain a copy of the License at
|
|
*
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
|
*
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
|
|
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
|
|
* License for the specific language governing permissions and limitations
|
|
* under the License.
|
|
*
|
|
****************************************************************************/
|
|
|
|
#ifndef __BOARDS_AVR_AT32UC3_AVR32DEV1_INCLUDE_BOARD_H
|
|
#define __BOARDS_AVR_AT32UC3_AVR32DEV1_INCLUDE_BOARD_H
|
|
|
|
/****************************************************************************
|
|
* Included Files
|
|
****************************************************************************/
|
|
|
|
#include <nuttx/config.h>
|
|
|
|
#include <stdint.h>
|
|
#include <nuttx/irq.h>
|
|
|
|
/****************************************************************************
|
|
* Pre-processor Definitions
|
|
****************************************************************************/
|
|
|
|
/* Clocking *****************************************************************/
|
|
|
|
/* Oscillator setup: RCOSC, OSC32, OSC0, OSC1. Only RCOSC, OSC0, or PLL0
|
|
* can drive the main clock.
|
|
*/
|
|
|
|
/* The RCOSC frequency needs to be calibrated! */
|
|
|
|
#define AVR32_FRCOSC 115000 /* RCOSC frequency in Hz. 115KHz nominal */
|
|
|
|
#define AVR32_FOSC32 32768 /* OSC32 frequency in Hz */
|
|
#define AVR32_OSC32STARTUP 3 /* OSC32 startup time in RCOSC periods */
|
|
|
|
#define AVR32_FOSC0 12000000 /* OSC0 frequency in Hz */
|
|
#define AVR32_OSC0STARTUP 3 /* OSC0 startup time in RCOSC periods. */
|
|
|
|
/* #define AVR32_FOSC1 12000000 OSC1 frequency: Hz.
|
|
* #define AVR32_OSC1STARTUP 3 OSC1 startup time in RCOSC periods.
|
|
*/
|
|
|
|
/* PLL setup
|
|
*
|
|
* FOSC0 MUL DIV PLL DIV2_EN CPU_CLOCK PBA_CLOCK COMMENT
|
|
* (MHz) (MHz) (MHz) (MHz)
|
|
* 12 15 1 192 1 12 12
|
|
* 12 9 3 40 1 20 20 PLL out of spec
|
|
* 12 15 1 192 1 24 12
|
|
* 12 9 1 120 1 30 15
|
|
* 12 9 3 40 0 40 20 PLL out of spec
|
|
* 12 15 1 192 1 48 12
|
|
* 12 15 1 192 1 48 24
|
|
* 12 8 1 108 1 54 27
|
|
* 12 9 1 120 1 60 15
|
|
* 12 9 1 120 1 60 30
|
|
* 12 10 1 132 1 66 16.5
|
|
*/
|
|
|
|
#define AVR32_CLOCK_PLL0_OSC0 1
|
|
#undef AVR32_CLOCK_PLL0_OSC1
|
|
#define AVR32_PLL0_MUL 15
|
|
#define AVR32_PLL0_DIV 1
|
|
#define AVR32_PLL0_DIV2 1
|
|
#define AVR32_PLL0_WBWM 0
|
|
#define AVR32_PLL0_FREQ 192000000
|
|
|
|
/* Set PLL1 @ 96 MHz from OSC0: 12MHz*(7+1)/1 = 96MHz */
|
|
|
|
#define AVR32_CLOCK_PLL1_OSC0 1
|
|
#undef AVR32_CLOCK_PLL1_OSC1
|
|
#define AVR32_PLL1_MUL 7
|
|
#define AVR32_PLL1_DIV 1
|
|
#define AVR32_PLL1_DIV2 1
|
|
#define AVR32_PLL1_WBWM 0
|
|
#define AVR32_PLL1_FREQ 96000000
|
|
|
|
/* Clock divider setup */
|
|
|
|
#define AVR32_CKSEL_CPUDIV 0
|
|
#define AVR32_CKSEL_HSBDIV 0
|
|
#define AVR32_CKSEL_PBADIV 0
|
|
#define AVR32_CKSEL_PBBDIV 0
|
|
|
|
/* GCLK_USBB */
|
|
|
|
#undef AVR32_CLOCK_USB_PLL0
|
|
#define AVR32_CLOCK_USB_PLL1 1
|
|
#undef AVR32_CLOCK_USB_OSC0
|
|
#undef AVR32_CLOCK_USB_OSC1
|
|
#define AVR32_CLOCK_USB_DIV 0
|
|
|
|
/* Main Clock setup: Select OSC0 as the main clock.
|
|
*
|
|
* - A 12Mhz crystal is provided on he board for OSC0.
|
|
* - The AVR32DEV1 board has no support for OSC1.
|
|
* - There are pads for he 32Khz OSC32, but it is not populated on the
|
|
* board.
|
|
*/
|
|
|
|
#define AVR32_CLOCK_OSC0 1
|
|
#undef AVR32_CLOCK_OSC1 /* Not supported */
|
|
#undef AVR32_CLOCK_OSC32 /* Not populated */
|
|
#undef AVR32_CLOCK_PLL0
|
|
#undef AVR32_CLOCK_PLL1
|
|
|
|
#define AVR32_CPU_CLOCK AVR32_FOSC0
|
|
#define AVR32_PBA_CLOCK AVR32_FOSC0
|
|
|
|
/* Pin muliplexing selecion *************************************************/
|
|
|
|
#define PINMUX_USART1_RXD PINMUX_USART1_RXD_2
|
|
#define PINMUX_USART1_TXD PINMUX_USART1_TXD_2
|
|
|
|
/* LED definitions **********************************************************/
|
|
|
|
/* The AVR32DEV1 board has 3 LEDs,
|
|
* two of which can be controlled through GPIO pins
|
|
*/
|
|
|
|
/* ON OFF */
|
|
|
|
/* LED1 LED2 LED1 LED2 */
|
|
#define LED_STARTED 0 /* OFF OFF OFF OFF */
|
|
#define LED_HEAPALLOCATE 0 /* OFF OFF OFF OFF */
|
|
#define LED_IRQSENABLED 0 /* OFF OFF OFF OFF */
|
|
#define LED_STACKCREATED 1 /* ON OFF OFF OFF */
|
|
#define LED_INIRQ 2 /* ON ON ON OFF */
|
|
#define LED_SIGNAL 2 /* ON ON ON OFF */
|
|
#define LED_ASSERTION 2 /* ON ON ON OFF */
|
|
#define LED_PANIC 2 /* ON ON ON OFF */
|
|
|
|
/* Button definitions *******************************************************/
|
|
|
|
/* The AVR32DEV1 board has 3 BUTTONs,
|
|
* two of which can be sensed through GPIO pins.
|
|
*/
|
|
|
|
#define BUTTON1 1 /* Bit 0: Button 1 */
|
|
#define BUTTON2 2 /* Bit 1: Button 2 */
|
|
|
|
#endif /* __BOARDS_AVR_AT32UC3_AVR32DEV1_INCLUDE_BOARD_H */
|