a2cd1b0db3
Optimization goal(Code size)
Smaller GCC(-Os) GCC(-flto -Os) CLANG(-flto -Oz) ARMCLANG(-flto -Oz/-Omin)
lm3s6965-ek/qemu-flat(Cortex-M3) 208662 193893 199525 195464
-7.07% -4.37% -6.32%
sabre-6quad/smp(Cortex-A9) 131360 122500 N/A 123988
-6.74% N/A -5.61%
Faster performance GCC(-O3) GCC(-flto -O3) CLANG(-flto -Ofast) ARMCLANG(-flto -Ofast) ARMCLANG(-flto -Omax)
lm3s6965-ek/qemu-flat(Cortex-M3) 257502 296364 369465 346696 384204
+15.00% +43.40% +34.60% +49.20%
sabre-6quad/smp(Cortex-A9) 166520 196004 N/A 207908 224140
+17.70% N/A +24.85% +34.60%
Reference:
https://developer.arm.com/documentation/101754/0618/armclang-Reference/armclang-Command-line-Options/-O--armclang-
Signed-off-by: chao an <anchao@xiaomi.com>
131 lines
3.3 KiB
Plaintext
131 lines
3.3 KiB
Plaintext
#! armclang -E --target=arm-arm-none-eabi -x c -mcpu=cortex-a9
|
|
|
|
/****************************************************************************
|
|
* boards/arm/imx6/sabre-6quad/scripts/dramboot.sct
|
|
*
|
|
* Licensed to the Apache Software Foundation (ASF) under one or more
|
|
* contributor license agreements. See the NOTICE file distributed with
|
|
* this work for additional information regarding copyright ownership. The
|
|
* ASF licenses this file to you under the Apache License, Version 2.0 (the
|
|
* "License"); you may not use this file except in compliance with the
|
|
* License. You may obtain a copy of the License at
|
|
*
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
|
*
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
|
|
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
|
|
* License for the specific language governing permissions and limitations
|
|
* under the License.
|
|
*
|
|
****************************************************************************/
|
|
|
|
/* The i.MX6 has 256 KB of OCRAM beginning at virtual address 0x0090:0000
|
|
* This memory configuration, however, loads into the 1GB DDR3 on board
|
|
* the Sabre 6Quad K which lies at 0x1000:0000. Code is positioned at
|
|
* 0x10800000 which the standard load address of Linux when used with uBoot.
|
|
*
|
|
* Vectors in low memory are assumed and 16KB of OCRAM is reserved at the
|
|
* high end of OCRAM for the page table.
|
|
*/
|
|
|
|
#define DDR3_START 0x10800000
|
|
#define DDR3_SIZE 0x000FE000
|
|
|
|
OSCRAM_SECTIONS DDR3_START DDR3_SIZE
|
|
{
|
|
text +0
|
|
{
|
|
*(.vectors,+FIRST)
|
|
*(.text)
|
|
*(.text.*)
|
|
aeabi_sdiv.o
|
|
dfixull.o
|
|
dnaninf.o
|
|
usenofp.o
|
|
*(.fixup)
|
|
*(.gnu.warning)
|
|
*(.rodata)
|
|
*(.rodata.*)
|
|
*(.gnu.linkonce.t.*)
|
|
*(.glue_7)
|
|
*(.glue_7t)
|
|
*(.got)
|
|
*(.gcc_except_table)
|
|
*(.gnu.linkonce.r.*)
|
|
*(.ARM.extab*)
|
|
*(.gnu.linkonce.armextab.*)
|
|
}
|
|
|
|
init_section AlignExpr(ImageLimit(text), 0x4)
|
|
{
|
|
*(.init_array)
|
|
*(.init_array.*)
|
|
}
|
|
|
|
ARM.extab AlignExpr(ImageLimit(init_section), 0x4)
|
|
{
|
|
*(.ARM.extab*)
|
|
}
|
|
|
|
ARM.exidx AlignExpr(ImageLimit(ARM.extab), 0x4)
|
|
{
|
|
*(.ARM.exidx*)
|
|
*(.gnu.linkonce.armexidx.*)
|
|
}
|
|
|
|
eronly AlignExpr(ImageLimit(ARM.exidx), 0x4)
|
|
{
|
|
}
|
|
|
|
tdata AlignExpr(ImageLimit(eronly), 0x4)
|
|
{
|
|
*(.tdata)
|
|
*(.tdata.*)
|
|
*(.gnu.linkonce.td.*)
|
|
}
|
|
|
|
tbss AlignExpr(ImageLimit(tdata), 0x4)
|
|
{
|
|
*(.tbss)
|
|
*(.tbss.*)
|
|
*(.gnu.linkonce.tb.*)
|
|
*(.tcommon);
|
|
}
|
|
|
|
data AlignExpr(ImageLimit(tbss), 0x4)
|
|
{
|
|
*(.data)
|
|
*(.data.*)
|
|
*(.gnu.linkonce.d.*)
|
|
CONSTRUCTORS
|
|
}
|
|
|
|
bss AlignExpr(ImageLimit(data), 0x10)
|
|
{
|
|
*(.bss)
|
|
*(.bss.*)
|
|
*(.gnu.linkonce.b.*)
|
|
*(COMMON)
|
|
*(+ZI)
|
|
}
|
|
|
|
noinit AlignExpr(ImageLimit(bss), 0x100)
|
|
{
|
|
*(.noinit*)
|
|
}
|
|
|
|
stab 0 { *(.stab) }
|
|
stabstr 0 { *(.stabstr) }
|
|
stab.excl 0 { *(.stab.excl) }
|
|
stab.exclstr 0 { *(.stab.exclstr) }
|
|
stab.index 0 { *(.stab.index) }
|
|
stab.indexstr 0 { *(.stab.indexstr) }
|
|
comment 0 { *(.comment) }
|
|
debug_abbrev 0 { *(.debug_abbrev) }
|
|
debug_info 0 { *(.debug_info) }
|
|
debug_line 0 { *(.debug_line) }
|
|
debug_pubnames 0 { *(.debug_pubnames) }
|
|
debug_aranges 0 { *(.debug_aranges) }
|
|
}
|