e69471ba2f
arch: arm: cxd56xx: add SPI, DMA and RTC
* arch: arm: cxd56xx: add SPI support
Add SPI support for cxd56xx chip
Signed-off-by: Alin Jerpelea <alin.jerpelea@sony.com>
* arch: arm: cxd56xx: Add DMA support
Add DMA support for cxd56xx
Signed-off-by: Alin Jerpelea <alin.jerpelea@sony.com>
* arch: arm: cxd56xx: add RTC functionality
Add the RTC functionality for cxd56xx
Signed-off-by: Alin Jerpelea <alin.jerpelea@sony.com>
* arch: arm: cxd56xx: add RTC_DRIVER
Add RTC_DRIVER to cxd56xx
Signed-off-by: Alin Jerpelea <alin.jerpelea@sony.com>
* configs: spresense: enable rtc functionality
Enable RTC functionality on spresense board
Signed-off-by: Alin Jerpelea <alin.jerpelea@sony.com>
Approved-by: Gregory Nutt <gnutt@nuttx.org>
128 lines
4.0 KiB
Plaintext
128 lines
4.0 KiB
Plaintext
############################################################################
|
|
# arch/arm/src/cxd56xx/Make.defs
|
|
#
|
|
# Copyright 2018 Sony Semiconductor Solutions Corporation
|
|
#
|
|
# Copyright (C) 2012-2015 Gregory Nutt. All rights reserved.
|
|
# Author: Gregory Nutt <gnutt@nuttx.org>
|
|
#
|
|
# Redistribution and use in source and binary forms, with or without
|
|
# modification, are permitted provided that the following conditions
|
|
# are met:
|
|
#
|
|
# 1. Redistributions of source code must retain the above copyright
|
|
# notice, this list of conditions and the following disclaimer.
|
|
# 2. Redistributions in binary form must reproduce the above copyright
|
|
# notice, this list of conditions and the following disclaimer in
|
|
# the documentation and/or other materials provided with the
|
|
# distribution.
|
|
# 3. Neither the name NuttX nor the names of its contributors may be
|
|
# used to endorse or promote products derived from this software
|
|
# without specific prior written permission.
|
|
#
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
|
# FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
|
# COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
# INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
|
# BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
|
|
# OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
|
|
# AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
# LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
|
# ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
# POSSIBILITY OF SUCH DAMAGE.
|
|
#
|
|
############################################################################
|
|
|
|
HEAD_ASRC =
|
|
|
|
CMN_ASRCS = up_saveusercontext.S up_fullcontextrestore.S up_switchcontext.S
|
|
CMN_ASRCS += up_testset.S vfork.S
|
|
|
|
CMN_CSRCS = up_assert.c up_blocktask.c up_copyfullstate.c
|
|
CMN_CSRCS += up_createstack.c up_mdelay.c up_udelay.c up_exit.c
|
|
CMN_CSRCS += up_initialize.c up_initialstate.c up_interruptcontext.c
|
|
CMN_CSRCS += up_memfault.c up_modifyreg8.c up_modifyreg16.c up_modifyreg32.c
|
|
CMN_CSRCS += up_releasepending.c up_releasestack.c up_reprioritizertr.c
|
|
CMN_CSRCS += up_schedulesigaction.c up_sigdeliver.c up_stackframe.c
|
|
CMN_CSRCS += up_unblocktask.c up_usestack.c up_doirq.c up_hardfault.c
|
|
CMN_CSRCS += up_svcall.c up_vfork.c
|
|
|
|
ifeq ($(CONFIG_ARMV7M_LAZYFPU),y)
|
|
CMN_ASRCS += up_lazyexception.S
|
|
else
|
|
CMN_ASRCS += up_exception.S
|
|
endif
|
|
CMN_CSRCS += up_vectors.c
|
|
|
|
ifeq ($(CONFIG_ARCH_RAMVECTORS),y)
|
|
CMN_CSRCS += up_ramvec_initialize.c up_ramvec_attach.c
|
|
endif
|
|
|
|
ifeq ($(CONFIG_ARCH_MEMCPY),y)
|
|
CMN_ASRCS += up_memcpy.S
|
|
endif
|
|
|
|
ifeq ($(CONFIG_BUILD_PROTECTED),y)
|
|
CMN_CSRCS += up_mpu.c up_task_start.c up_pthread_start.c
|
|
CMN_CSRCS += up_signal_dispatch.c
|
|
CMN_UASRCS += up_signal_handler.S
|
|
endif
|
|
|
|
ifeq ($(CONFIG_STACK_COLORATION),y)
|
|
CMN_CSRCS += up_checkstack.c
|
|
endif
|
|
|
|
ifeq ($(CONFIG_ARCH_FPU),y)
|
|
CMN_ASRCS += up_fpu.S
|
|
ifneq ($(CONFIG_ARMV7M_CMNVECTOR),y)
|
|
CMN_CSRCS += up_copyarmstate.c
|
|
else ifeq ($(CONFIG_ARMV7M_LAZYFPU),y)
|
|
CMN_CSRCS += up_copyarmstate.c
|
|
endif
|
|
endif
|
|
|
|
CHIP_ASRCS += cxd56_farapistub.S
|
|
|
|
CHIP_CSRCS = cxd56_allocateheap.c cxd56_idle.c
|
|
CHIP_CSRCS += cxd56_serial.c cxd56_uart.c cxd56_irq.c
|
|
CHIP_CSRCS += cxd56_start.c
|
|
CHIP_CSRCS += cxd56_timerisr.c
|
|
CHIP_CSRCS += cxd56_pinconfig.c
|
|
CHIP_CSRCS += cxd56_clock.c
|
|
CHIP_CSRCS += cxd56_gpio.c
|
|
CHIP_CSRCS += cxd56_pmic.c
|
|
CHIP_CSRCS += cxd56_cpufifo.c
|
|
CHIP_CSRCS += cxd56_icc.c
|
|
CHIP_CSRCS += cxd56_powermgr.c
|
|
CHIP_CSRCS += cxd56_farapi.c
|
|
CHIP_CSRCS += cxd56_sysctl.c
|
|
|
|
ifeq ($(CONFIG_CXD56_RTC),y)
|
|
CHIP_CSRCS += cxd56_rtc.c
|
|
ifeq ($(CONFIG_RTC_DRIVER),y)
|
|
CHIP_CSRCS += cxd56_rtc_lowerhalf.c
|
|
endif
|
|
endif
|
|
|
|
ifeq ($(CONFIG_CXD56_GPIO_IRQ),y)
|
|
CHIP_CSRCS += cxd56_gpioint.c
|
|
endif
|
|
|
|
ifeq ($(CONFIG_USBDEV),y)
|
|
CHIP_CSRCS += cxd56_usbdev.c
|
|
endif
|
|
|
|
ifeq ($(CONFIG_CXD56_SDIO),y)
|
|
CHIP_CSRCS += cxd56_sdhci.c
|
|
endif
|
|
|
|
ifeq ($(CONFIG_CXD56_SPI),y)
|
|
CHIP_CSRCS += cxd56_spi.c
|
|
endif
|
|
|
|
ifeq ($(CONFIG_CXD56_DMAC),y)
|
|
CHIP_CSRCS += cxd56_dmac.c
|
|
endif
|