223 lines
7.8 KiB
C
223 lines
7.8 KiB
C
/****************************************************************************
|
|
* boards/arm/sama5/sama5d3x-ek/include/board_384mhz.h
|
|
*
|
|
* Licensed to the Apache Software Foundation (ASF) under one or more
|
|
* contributor license agreements. See the NOTICE file distributed with
|
|
* this work for additional information regarding copyright ownership. The
|
|
* ASF licenses this file to you under the Apache License, Version 2.0 (the
|
|
* "License"); you may not use this file except in compliance with the
|
|
* License. You may obtain a copy of the License at
|
|
*
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
|
*
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
|
|
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
|
|
* License for the specific language governing permissions and limitations
|
|
* under the License.
|
|
*
|
|
****************************************************************************/
|
|
|
|
#ifndef __BOARDS_ARM_SAMA5_SAMA5D3X_EK_INCLUDE_BOARD_384MHZ_H
|
|
#define __BOARDS_ARM_SAMA5_SAMA5D3X_EK_INCLUDE_BOARD_384MHZ_H
|
|
|
|
/****************************************************************************
|
|
* Included Files
|
|
****************************************************************************/
|
|
|
|
#include <nuttx/config.h>
|
|
|
|
/****************************************************************************
|
|
* Pre-processor Definitions
|
|
****************************************************************************/
|
|
|
|
/* Clocking *****************************************************************/
|
|
|
|
/* After power-on reset, the SAMA5 device is running on a 12MHz internal RC.
|
|
* These definitions will configure operational clocking.
|
|
*
|
|
* This is an alternative slower configuration that will produce a 48MHz USB
|
|
* clock with the required accuracy.
|
|
* When used with OHCI, an additional requirement is the PLLACK be a multiple
|
|
* of 48MHz.
|
|
* This setup results in a CPU clock of 384MHz.
|
|
*
|
|
* MAINOSC: Frequency = 12MHz (crystal)
|
|
* PLLA: PLL Divider = 1, Multiplier = 64 to generate PLLACK = 768MHz
|
|
* Master Clock (MCK): Source = PLLACK/2, Prescalar = 1, MDIV = 3 to generate
|
|
* MCK = 128MHz
|
|
* CPU clock = 384MHz
|
|
*/
|
|
|
|
/* Main oscillator register settings.
|
|
*
|
|
* The start up time should be should be:
|
|
* Start Up Time = 8 * MOSCXTST / SLCK = 56 Slow Clock Cycles.
|
|
*/
|
|
|
|
#define BOARD_CKGR_MOR_MOSCXTST (62 << PMC_CKGR_MOR_MOSCXTST_SHIFT) /* Start-up Time */
|
|
|
|
/* PLLA configuration.
|
|
*
|
|
* Divider = 1
|
|
* Multipler = 64
|
|
*/
|
|
|
|
#define BOARD_CKGR_PLLAR_COUNT (63 << PMC_CKGR_PLLAR_COUNT_SHIFT)
|
|
#define BOARD_CKGR_PLLAR_OUT (0)
|
|
#define BOARD_CKGR_PLLAR_MUL (63 << PMC_CKGR_PLLAR_MUL_SHIFT)
|
|
#define BOARD_CKGR_PLLAR_DIV PMC_CKGR_PLLAR_DIV_BYPASS
|
|
|
|
/* PMC master clock register settings.
|
|
*
|
|
* Master/Processor Clock Source Selection = PLLA
|
|
* Master/Processor Clock Prescaler = 1
|
|
* PLLA Divider = 2
|
|
* Master Clock Division (MDIV) = 3
|
|
*
|
|
* NOTE: Bit PLLADIV2 must always be set to 1 when MDIV is set to 3.
|
|
*
|
|
* Prescaler input = 768MHz / 2 = 384MHz
|
|
* Prescaler output = 384MHz / 1 = 384MHz
|
|
* Processor Clock (PCK) = 384MHz
|
|
* Master clock (MCK) = 396MHz / 3 = 128MHz
|
|
*/
|
|
|
|
#define BOARD_PMC_MCKR_CSS PMC_MCKR_CSS_PLLA
|
|
#define BOARD_PMC_MCKR_PRES PMC_MCKR_PRES_DIV1
|
|
#define BOARD_PMC_MCKR_PLLADIV PMC_MCKR_PLLADIV2
|
|
#define BOARD_PMC_MCKR_MDIV PMC_MCKR_MDIV_PCKDIV3
|
|
|
|
#if defined(CONFIG_SAMA5_EHCI) || defined(CONFIG_SAMA5_OHCI) || \
|
|
defined(CONFIG_SAMA5_UDPHS)
|
|
|
|
/* For OHCI Full-speed operations, the user has to perform the following:
|
|
*
|
|
* 1) Enable UHP peripheral clock, bit (1 << AT91C_ID_UHPHS) in PMC_PCER
|
|
* register.
|
|
* 2) Select PLLACK as Input clock of OHCI part, USBS bit in PMC_USB
|
|
* register.
|
|
* 3) Program the OHCI clocks (UHP48M and UHP12M) with USBDIV field in
|
|
* PMC_USB register. USBDIV value is calculated regarding the PLLACK
|
|
* value and USB Full-speed accuracy.
|
|
* 4) Enable the OHCI clocks, UHP bit in PMC_SCER register.
|
|
*
|
|
* "The USB Host controller requires 48 MHz and 12 MHz clocks for OHCI
|
|
* full-speed operations. These clocks must be generated by a PLL with a
|
|
* correct accuracy of ± 0.25% thanks to USBDIV field.
|
|
*
|
|
* "Thus the USB Host peripheral receives three clocks from the Power
|
|
* Management Controller (PMC): the Peripheral Clock (MCK domain), the
|
|
* UHP48M and the UHP12M (built-in UHP48M divided by four) used by the
|
|
* OHCI to interface with the bus USB signals (Recovered 12 MHz domain)
|
|
* in Full-speed operations"
|
|
*
|
|
* USB Clock = PLLACK / (USBDIV + 1) = 48MHz
|
|
* USBDIV = PLLACK / 48MHz - 1
|
|
* = 15
|
|
*
|
|
* The maximum value of USBDIV is 15 corresponding to a divisor of 16.
|
|
* REVISIT: However, using the divisor of (15+1) yields a frame rate
|
|
* of 500 frames per second. A divisor of (7+1) gives the correct 1MS
|
|
* frame rate. I cannot explain the factor of 2 difference.
|
|
*/
|
|
|
|
# undef BOARD_USE_UPLL /* Use PLLA as source clock */
|
|
# define BOARD_OHCI_INPUT PMC_USB_USBS_PLLA /* Input is PLLACK */
|
|
# if 1 /* REVISIT */
|
|
# define BOARD_OHCI_DIVIDER (7) /* Divided by 8 */
|
|
# else
|
|
# define BOARD_OHCI_DIVIDER (15) /* Divided by 16 */
|
|
# endif
|
|
#endif
|
|
|
|
/* ADC Configuration
|
|
*
|
|
* ADCClock = MCK / ((PRESCAL+1) * 2)
|
|
*
|
|
* Given:
|
|
* MCK = 128MHz
|
|
* ADCClock = 8MHz
|
|
* Then:
|
|
* PRESCAL = 7
|
|
*/
|
|
|
|
#define BOARD_ADC_PRESCAL (7)
|
|
#define BOARD_TSD_STARTUP (40) /* 40 nanoseconds */
|
|
#define BOARD_TSD_TRACKTIM (2000) /* Min 1µs at 8MHz */
|
|
#define BOARD_TSD_DEBOUNCE (10000000) /* 10 milliseconds (units nanoseconds) */
|
|
|
|
/* Resulting frequencies */
|
|
|
|
#define BOARD_MAINCK_FREQUENCY BOARD_MAINOSC_FREQUENCY
|
|
#define BOARD_PLLA_FREQUENCY (768000000) /* PLLACK: 64 * 12Mhz / 1 */
|
|
#define BOARD_PCK_FREQUENCY (384000000) /* CPU: PLLACK / 2 / 1 */
|
|
#define BOARD_MCK_FREQUENCY (128000000) /* MCK: PLLACK / 2 / 1 / 3 */
|
|
#define BOARD_ADCCLK_FREQUENCY (8000000) /* ADCCLK: MCK / ((7+1)*2) */
|
|
|
|
/* On some SAMA5's, the clocking to peripherals may be divided down from MCK,
|
|
* but not for the SAMA5D3.
|
|
*/
|
|
|
|
#define BOARD_PIT_FREQUENCY BOARD_MCK_FREQUENCY
|
|
#define BOARD_USART_FREQUENCY BOARD_MCK_FREQUENCY
|
|
|
|
/* HSMCI clocking
|
|
*
|
|
* Multimedia Card Interface clock (MCCK or MCI_CK) is Master Clock (MCK)
|
|
* divided by (2*(CLKDIV) + CLOCKODD + 2).
|
|
*
|
|
* MCI_SPEED = MCK / (2*CLKDIV + CLOCKODD + 2)
|
|
*
|
|
* Where CLKDIV has a range of 0-255.
|
|
*/
|
|
|
|
/* MCK = 128MHz,
|
|
* CLKDIV = 159,
|
|
* MCI_SPEED = 128MHz / (2*159 + 0 + 2) = 400 KHz
|
|
*/
|
|
|
|
#define HSMCI_INIT_CLKDIV (159 << HSMCI_MR_CLKDIV_SHIFT)
|
|
|
|
/* MCK = 128MHz,
|
|
* CLKDIV = 2 w/CLOCKODD,
|
|
* MCI_SPEED = 128MHz /(2*2 + 1 + 2) = 18.3 MHz
|
|
*/
|
|
|
|
#define HSMCI_MMCXFR_CLKDIV ((2 << HSMCI_MR_CLKDIV_SHIFT) | HSMCI_MR_CLKODD)
|
|
|
|
/* MCK = 128MHz,
|
|
* CLKDIV = 2,
|
|
* MCI_SPEED = 128MHz /(2*2 + 0 + 2) = 21.3 MHz
|
|
*/
|
|
|
|
#define HSMCI_SDXFR_CLKDIV (2 << HSMCI_MR_CLKDIV_SHIFT)
|
|
#define HSMCI_SDWIDEXFR_CLKDIV HSMCI_SDXFR_CLKDIV
|
|
|
|
/****************************************************************************
|
|
* Public Data
|
|
****************************************************************************/
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
#undef EXTERN
|
|
#if defined(__cplusplus)
|
|
#define EXTERN extern "C"
|
|
extern "C"
|
|
{
|
|
#else
|
|
#define EXTERN extern
|
|
#endif
|
|
|
|
/****************************************************************************
|
|
* Public Function Prototypes
|
|
****************************************************************************/
|
|
|
|
#undef EXTERN
|
|
#if defined(__cplusplus)
|
|
}
|
|
#endif
|
|
|
|
#endif /* !__ASSEMBLY__ */
|
|
#endif /* __BOARDS_ARM_SAMA5_SAMA5D3X_EK_INCLUDE_BOARD_384MHZ_H */
|