2019-08-19 17:16:08 +02:00
|
|
|
/****************************************************************************
|
|
|
|
|
* boards/arm/stm32/fire-stm32v2/include/board.h
|
2012-09-09 21:13:30 +02:00
|
|
|
*
|
2021-03-19 12:39:00 +01:00
|
|
|
* Licensed to the Apache Software Foundation (ASF) under one or more
|
|
|
|
|
* contributor license agreements. See the NOTICE file distributed with
|
|
|
|
|
* this work for additional information regarding copyright ownership. The
|
|
|
|
|
* ASF licenses this file to you under the Apache License, Version 2.0 (the
|
|
|
|
|
* "License"); you may not use this file except in compliance with the
|
|
|
|
|
* License. You may obtain a copy of the License at
|
2012-09-09 21:13:30 +02:00
|
|
|
*
|
2021-03-19 12:39:00 +01:00
|
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
2012-09-09 21:13:30 +02:00
|
|
|
*
|
2021-03-19 12:39:00 +01:00
|
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
|
|
|
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
|
|
|
|
|
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
|
|
|
|
|
* License for the specific language governing permissions and limitations
|
|
|
|
|
* under the License.
|
2012-09-09 21:13:30 +02:00
|
|
|
*
|
2019-08-19 17:16:08 +02:00
|
|
|
****************************************************************************/
|
2012-09-09 21:13:30 +02:00
|
|
|
|
2019-08-19 17:16:08 +02:00
|
|
|
#ifndef __BOARDS_ARM_STM32_FIRE_STM32V2_INCLUDE_BOARD_H
|
|
|
|
|
#define __BOARDS_ARM_STM32_FIRE_STM32V2_INCLUDE_BOARD_H
|
2012-09-09 21:13:30 +02:00
|
|
|
|
2019-08-19 17:16:08 +02:00
|
|
|
/****************************************************************************
|
2012-09-09 21:13:30 +02:00
|
|
|
* Included Files
|
2019-08-19 17:16:08 +02:00
|
|
|
****************************************************************************/
|
2012-09-09 21:13:30 +02:00
|
|
|
|
|
|
|
|
#include <nuttx/config.h>
|
|
|
|
|
#ifndef __ASSEMBLY__
|
2023-05-13 10:33:29 +02:00
|
|
|
# include <stdint.h>
|
2012-09-09 21:13:30 +02:00
|
|
|
#endif
|
|
|
|
|
|
2019-08-19 17:16:08 +02:00
|
|
|
/****************************************************************************
|
2015-04-08 17:15:17 +02:00
|
|
|
* Pre-processor Definitions
|
2019-08-19 17:16:08 +02:00
|
|
|
****************************************************************************/
|
2012-09-09 21:13:30 +02:00
|
|
|
|
2021-03-20 13:01:22 +01:00
|
|
|
/* Clocking *****************************************************************/
|
2012-09-09 21:13:30 +02:00
|
|
|
|
2012-10-04 17:07:06 +02:00
|
|
|
/* HSI - 8 MHz RC factory-trimmed
|
|
|
|
|
* LSI - 40 KHz RC (30-60KHz, uncalibrated)
|
|
|
|
|
* HSE - On-board crystal frequency is 8MHz
|
|
|
|
|
* LSE - 32.768 kHz crytal
|
|
|
|
|
*/
|
2012-09-09 21:13:30 +02:00
|
|
|
|
|
|
|
|
#define STM32_BOARD_XTAL 8000000ul
|
|
|
|
|
|
2012-10-04 17:07:06 +02:00
|
|
|
#define STM32_HSI_FREQUENCY 8000000ul
|
|
|
|
|
#define STM32_LSI_FREQUENCY 40000
|
|
|
|
|
#define STM32_HSE_FREQUENCY STM32_BOARD_XTAL
|
|
|
|
|
#define STM32_LSE_FREQUENCY 32768
|
|
|
|
|
|
2021-03-20 13:01:22 +01:00
|
|
|
/* PLL source is HSE/1,
|
|
|
|
|
* PLL multipler is 9:
|
|
|
|
|
* PLL frequency is 8MHz (XTAL) x 9 = 72MHz
|
|
|
|
|
*/
|
2012-09-09 21:13:30 +02:00
|
|
|
|
|
|
|
|
#define STM32_CFGR_PLLSRC RCC_CFGR_PLLSRC
|
|
|
|
|
#define STM32_CFGR_PLLXTPRE 0
|
|
|
|
|
#define STM32_CFGR_PLLMUL RCC_CFGR_PLLMUL_CLKx9
|
|
|
|
|
#define STM32_PLL_FREQUENCY (9*STM32_BOARD_XTAL)
|
|
|
|
|
|
|
|
|
|
/* Use the PLL and set the SYSCLK source to be the PLL */
|
|
|
|
|
|
|
|
|
|
#define STM32_SYSCLK_SW RCC_CFGR_SW_PLL
|
|
|
|
|
#define STM32_SYSCLK_SWS RCC_CFGR_SWS_PLL
|
|
|
|
|
#define STM32_SYSCLK_FREQUENCY STM32_PLL_FREQUENCY
|
|
|
|
|
|
|
|
|
|
/* AHB clock (HCLK) is SYSCLK (72MHz) */
|
|
|
|
|
|
|
|
|
|
#define STM32_RCC_CFGR_HPRE RCC_CFGR_HPRE_SYSCLK
|
|
|
|
|
#define STM32_HCLK_FREQUENCY STM32_PLL_FREQUENCY
|
|
|
|
|
|
|
|
|
|
/* APB2 clock (PCLK2) is HCLK (72MHz) */
|
|
|
|
|
|
|
|
|
|
#define STM32_RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_HCLK
|
|
|
|
|
#define STM32_PCLK2_FREQUENCY STM32_HCLK_FREQUENCY
|
|
|
|
|
#define STM32_APB2_CLKIN (STM32_PCLK2_FREQUENCY) /* Timers 2-7, 12-14 */
|
|
|
|
|
|
|
|
|
|
/* APB2 timers 1 and 8 will receive PCLK2. */
|
|
|
|
|
|
|
|
|
|
#define STM32_APB2_TIM1_CLKIN (STM32_PCLK2_FREQUENCY)
|
|
|
|
|
#define STM32_APB2_TIM8_CLKIN (STM32_PCLK2_FREQUENCY)
|
|
|
|
|
|
|
|
|
|
/* APB1 clock (PCLK1) is HCLK/2 (36MHz) */
|
|
|
|
|
|
|
|
|
|
#define STM32_RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_HCLKd2
|
|
|
|
|
#define STM32_PCLK1_FREQUENCY (STM32_HCLK_FREQUENCY/2)
|
|
|
|
|
|
2016-06-09 16:29:55 +02:00
|
|
|
/* APB1 timers 2-7 will be twice PCLK1 */
|
2012-09-09 21:13:30 +02:00
|
|
|
|
|
|
|
|
#define STM32_APB1_TIM2_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
|
#define STM32_APB1_TIM3_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
|
#define STM32_APB1_TIM4_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
2016-06-09 16:29:55 +02:00
|
|
|
#define STM32_APB1_TIM5_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
|
#define STM32_APB1_TIM6_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
|
#define STM32_APB1_TIM7_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
2012-09-09 21:13:30 +02:00
|
|
|
|
|
|
|
|
/* USB divider -- Divide PLL clock by 1.5 */
|
|
|
|
|
|
|
|
|
|
#define STM32_CFGR_USBPRE 0
|
|
|
|
|
|
|
|
|
|
/* Timer Frequencies, if APBx is set to 1, frequency is same to APBx
|
2014-04-14 00:22:22 +02:00
|
|
|
* otherwise frequency is 2xAPBx.
|
2021-03-20 13:01:22 +01:00
|
|
|
* Note: TIM1,8 are on APB2, others on APB1
|
|
|
|
|
*/
|
2012-09-09 21:13:30 +02:00
|
|
|
|
2016-06-03 19:38:59 +02:00
|
|
|
#define BOARD_TIM1_FREQUENCY STM32_HCLK_FREQUENCY
|
|
|
|
|
#define BOARD_TIM2_FREQUENCY STM32_HCLK_FREQUENCY
|
|
|
|
|
#define BOARD_TIM3_FREQUENCY STM32_HCLK_FREQUENCY
|
|
|
|
|
#define BOARD_TIM4_FREQUENCY STM32_HCLK_FREQUENCY
|
|
|
|
|
#define BOARD_TIM5_FREQUENCY STM32_HCLK_FREQUENCY
|
|
|
|
|
#define BOARD_TIM6_FREQUENCY STM32_HCLK_FREQUENCY
|
|
|
|
|
#define BOARD_TIM7_FREQUENCY STM32_HCLK_FREQUENCY
|
|
|
|
|
#define BOARD_TIM8_FREQUENCY STM32_HCLK_FREQUENCY
|
2012-09-09 21:13:30 +02:00
|
|
|
|
2014-04-14 00:22:22 +02:00
|
|
|
/* SDIO dividers. Note that slower clocking is required when DMA is disabled
|
2012-09-09 21:13:30 +02:00
|
|
|
* in order to avoid RX overrun/TX underrun errors due to delayed responses
|
|
|
|
|
* to service FIFOs in interrupt driven mode. These values have not been
|
|
|
|
|
* tuned!!!
|
|
|
|
|
*
|
|
|
|
|
* HCLK=72MHz, SDIOCLK=72MHz, SDIO_CK=HCLK/(178+2)=400 KHz
|
|
|
|
|
*/
|
2014-04-14 00:22:22 +02:00
|
|
|
|
2012-09-09 21:13:30 +02:00
|
|
|
#define SDIO_INIT_CLKDIV (178 << SDIO_CLKCR_CLKDIV_SHIFT)
|
|
|
|
|
|
|
|
|
|
/* DMA ON: HCLK=72 MHz, SDIOCLK=72MHz, SDIO_CK=HCLK/(2+2)=18 MHz
|
|
|
|
|
* DMA OFF: HCLK=72 MHz, SDIOCLK=72MHz, SDIO_CK=HCLK/(3+2)=14.4 MHz
|
|
|
|
|
*/
|
|
|
|
|
|
2017-01-31 18:52:00 +01:00
|
|
|
#ifdef CONFIG_STM32_SDIO_DMA
|
2014-04-14 00:22:22 +02:00
|
|
|
# define SDIO_MMCXFR_CLKDIV (2 << SDIO_CLKCR_CLKDIV_SHIFT)
|
2012-09-09 21:13:30 +02:00
|
|
|
#else
|
2014-04-14 00:22:22 +02:00
|
|
|
# define SDIO_MMCXFR_CLKDIV (3 << SDIO_CLKCR_CLKDIV_SHIFT)
|
2012-09-09 21:13:30 +02:00
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* DMA ON: HCLK=72 MHz, SDIOCLK=72MHz, SDIO_CK=HCLK/(1+2)=24 MHz
|
|
|
|
|
* DMA OFF: HCLK=72 MHz, SDIOCLK=72MHz, SDIO_CK=HCLK/(3+2)=14.4 MHz
|
|
|
|
|
*/
|
|
|
|
|
|
2017-01-31 18:52:00 +01:00
|
|
|
#ifdef CONFIG_STM32_SDIO_DMA
|
2012-09-09 21:13:30 +02:00
|
|
|
# define SDIO_SDXFR_CLKDIV (1 << SDIO_CLKCR_CLKDIV_SHIFT)
|
|
|
|
|
#else
|
|
|
|
|
# define SDIO_SDXFR_CLKDIV (3 << SDIO_CLKCR_CLKDIV_SHIFT)
|
|
|
|
|
#endif
|
|
|
|
|
|
2021-03-20 13:01:22 +01:00
|
|
|
/* LED definitions **********************************************************/
|
|
|
|
|
|
|
|
|
|
/* The M3 Wildfire has 3 LEDs labeled LED1, LED2 and LED3.
|
|
|
|
|
* These LEDs are not used by the NuttX port unless CONFIG_ARCH_LEDS is
|
|
|
|
|
* defined. In that case, the usage by the board port is defined in
|
|
|
|
|
* include/board.h and src/up_autoleds.c.
|
2012-09-09 21:13:30 +02:00
|
|
|
* The LEDs are used to encode OS-related events as follows:
|
2012-09-10 18:48:45 +02:00
|
|
|
*/
|
2021-03-20 13:01:22 +01:00
|
|
|
|
2012-09-09 21:13:30 +02:00
|
|
|
/* LED1 LED2 LED3 */
|
|
|
|
|
#define LED_STARTED 0 /* OFF OFF OFF */
|
|
|
|
|
#define LED_HEAPALLOCATE 1 /* ON OFF OFF */
|
|
|
|
|
#define LED_IRQSENABLED 2 /* OFF ON OFF */
|
|
|
|
|
#define LED_STACKCREATED 3 /* OFF OFF OFF */
|
|
|
|
|
|
2012-09-10 18:48:45 +02:00
|
|
|
#define LED_INIRQ 4 /* NC NC ON (momentary) */
|
|
|
|
|
#define LED_SIGNAL 4 /* NC NC ON (momentary) */
|
|
|
|
|
#define LED_ASSERTION 4 /* NC NC ON (momentary) */
|
|
|
|
|
#define LED_PANIC 4 /* NC NC ON (2Hz flashing) */
|
2012-09-09 21:13:30 +02:00
|
|
|
#undef LED_IDLE /* Sleep mode indication not supported */
|
|
|
|
|
|
|
|
|
|
/* The M3 Wildfire supports several two user buttons: KEY1 and KEY2 */
|
|
|
|
|
|
|
|
|
|
#define BUTTON_KEY1 0
|
|
|
|
|
#define BUTTON_KEY2 1
|
|
|
|
|
#define NUM_BUTTONS 2
|
|
|
|
|
|
|
|
|
|
#define BUTTON_KEY1_BIT (1 << BUTTON_KEY1)
|
|
|
|
|
#define BUTTON_KEY2_BIT (1 << BUTTON_KEY2)
|
|
|
|
|
|
2021-03-20 13:01:22 +01:00
|
|
|
/* Pin Remapping ************************************************************/
|
|
|
|
|
|
2012-09-09 21:13:30 +02:00
|
|
|
/* USB 2.0
|
|
|
|
|
*
|
2021-03-20 13:01:22 +01:00
|
|
|
* --- ------ -------------- ------------------------------------------------
|
2012-09-09 21:13:30 +02:00
|
|
|
* PIN NAME SIGNAL NOTES
|
2021-03-20 13:01:22 +01:00
|
|
|
* --- ------ -------------- ------------------------------------------------
|
2012-09-09 21:13:30 +02:00
|
|
|
*
|
|
|
|
|
* 70 PA11 PA11-USBDM USB2.0
|
|
|
|
|
* 71 PA12 PA12-USBDP USB2.0
|
|
|
|
|
* 2 PE3 PE3-USB-M USB2.0
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/* 2.4" TFT + Touchscreen
|
|
|
|
|
*
|
2021-03-20 13:01:22 +01:00
|
|
|
* --- ------ -------------- ------------------------------------------------
|
2012-09-09 21:13:30 +02:00
|
|
|
* PIN NAME SIGNAL NOTES
|
2021-03-20 13:01:22 +01:00
|
|
|
* --- ------ -------------- ------------------------------------------------
|
2012-09-09 21:13:30 +02:00
|
|
|
*
|
2021-03-20 13:01:22 +01:00
|
|
|
* 30 PA5 PA5-SPI1-SCK 2.4" TFT + Touchscreen, 10Mbit ENC28J60,
|
|
|
|
|
* SPI 2M FLASH
|
|
|
|
|
* 31 PA6 PA6-SPI1-MISO 2.4" TFT + Touchscreen, 10Mbit ENC28J60,
|
|
|
|
|
* SPI 2M FLASH
|
|
|
|
|
* 32 PA7 PA7-SPI1-MOSI 2.4" TFT + Touchscreen, 10Mbit ENC28J60,
|
|
|
|
|
* SPI 2M FLASH
|
2012-09-09 21:13:30 +02:00
|
|
|
* 92 PB6 PB6-I2C1-SCL 2.4" TFT + Touchscreen, AT24C02
|
|
|
|
|
* 93 PB7 PB7-I2C1-SDA 2.4" TFT + Touchscreen, AT24C02
|
|
|
|
|
* 81 PD0 PD0-FSMC_D2 2.4" TFT + Touchscreen
|
|
|
|
|
* 82 PD1 PD1-FSMC_D3 2.4" TFT + Touchscreen
|
|
|
|
|
* 85 PD4 PD4-FSMC_NOE 2.4" TFT + Touchscreen
|
|
|
|
|
* 86 PD5 PD5-FSMC_NWE 2.4" TFT + Touchscreen
|
|
|
|
|
* 88 PD7 PD7-FSMC_NE1 2.4" TFT + Touchscreen
|
|
|
|
|
* 55 PD8 PD8-FSMC_D13 2.4" TFT + Touchscreen
|
|
|
|
|
* 56 PD9 PD9-FSMC_D14 2.4" TFT + Touchscreen
|
|
|
|
|
* 57 PD10 PD10-FSMC_D15 2.4" TFT + Touchscreen
|
|
|
|
|
* 58 PD11 PD11-FSMC_A16 2.4" TFT + Touchscreen
|
|
|
|
|
* 60 PD13 PD13-LCD/LIGHT 2.4" TFT + Touchscreen
|
|
|
|
|
* 61 PD14 PD14-FSMC_D0 2.4" TFT + Touchscreen
|
|
|
|
|
* 62 PD15 PD15-FSMC_D1 2.4" TFT + Touchscreen
|
2012-09-10 18:48:45 +02:00
|
|
|
* 98 PE1 PE1-FSMC_NBL1 2.4" TFT + Touchscreen, 10Mbit EN28J60 Reset
|
2012-09-09 21:13:30 +02:00
|
|
|
* 38 PE7 PE7-FSMC_D4 2.4" TFT + Touchscreen
|
|
|
|
|
* 39 PE8 PE8-FSMC_D5 2.4" TFT + Touchscreen
|
|
|
|
|
* 40 PE9 PE9-FSMC_D6 2.4" TFT + Touchscreen
|
|
|
|
|
* 41 PE10 PE10-FSMC_D7 2.4" TFT + Touchscreen
|
|
|
|
|
* 42 PE11 PE11-FSMC_D8 2.4" TFT + Touchscreen
|
|
|
|
|
* 43 PE12 PE12-FSMC_D9 2.4" TFT + Touchscreen
|
|
|
|
|
* 44 PE13 PE13-FSMC_D10 2.4" TFT + Touchscreen
|
|
|
|
|
* 45 PE14 PE14-FSMC_D11 2.4" TFT + Touchscreen
|
|
|
|
|
* 46 PE15 PE15-FSMC_D12 2.4" TFT + Touchscreen
|
|
|
|
|
*/
|
|
|
|
|
|
2012-09-09 23:48:25 +02:00
|
|
|
#if defined(CONFIG_STM32_SPI1) && defined(CONFIG_STM32_SPI1_REMAP)
|
|
|
|
|
# error "SPI1 requires CONFIG_STM32_SPI1_REMAP=n"
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#if defined(CONFIG_STM32_I2C1) && defined(CONFIG_STM32_I2C1_REMAP)
|
|
|
|
|
# error "SPI1 requires CONFIG_STM32_I2C1_REMAP=n"
|
|
|
|
|
#endif
|
|
|
|
|
|
2012-09-09 21:13:30 +02:00
|
|
|
/* AT24C02
|
|
|
|
|
*
|
2021-03-20 13:01:22 +01:00
|
|
|
* --- ------ -------------- ------------------------------------------------
|
2012-09-09 21:13:30 +02:00
|
|
|
* PIN NAME SIGNAL NOTES
|
2021-03-20 13:01:22 +01:00
|
|
|
* --- ------ -------------- ------------------------------------------------
|
2012-09-09 21:13:30 +02:00
|
|
|
*
|
|
|
|
|
* 92 PB6 PB6-I2C1-SCL 2.4" TFT + Touchscreen, AT24C02
|
|
|
|
|
* 93 PB7 PB7-I2C1-SDA 2.4" TFT + Touchscreen, AT24C02
|
|
|
|
|
*/
|
|
|
|
|
|
2012-09-09 23:48:25 +02:00
|
|
|
#if defined(CONFIG_STM32_I2C1) && defined(CONFIG_STM32_I2C1_REMAP)
|
|
|
|
|
# error "SPI1 requires CONFIG_STM32_I2C1_REMAP=n"
|
|
|
|
|
#endif
|
|
|
|
|
|
2012-09-09 21:13:30 +02:00
|
|
|
/* Potentiometer/ADC
|
|
|
|
|
*
|
2021-03-20 13:01:22 +01:00
|
|
|
* --- ------ -------------- ------------------------------------------------
|
2012-09-09 21:13:30 +02:00
|
|
|
* PIN NAME SIGNAL NOTES
|
2021-03-20 13:01:22 +01:00
|
|
|
* --- ------ -------------- ------------------------------------------------
|
2012-09-09 21:13:30 +02:00
|
|
|
*
|
|
|
|
|
* 16 PC1 PC1/ADC123-IN11 Potentiometer (R16)
|
2012-09-09 23:48:25 +02:00
|
|
|
* 24 PA1 PC1/ADC123-IN1
|
2012-09-09 21:13:30 +02:00
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/* USARTs
|
|
|
|
|
*
|
2021-03-20 13:01:22 +01:00
|
|
|
* --- ------ -------------- ------------------------------------------------
|
2012-09-09 21:13:30 +02:00
|
|
|
* PIN NAME SIGNAL NOTES
|
2021-03-20 13:01:22 +01:00
|
|
|
* --- ------ -------------- ------------------------------------------------
|
2012-09-09 21:13:30 +02:00
|
|
|
*
|
2021-03-20 13:01:22 +01:00
|
|
|
* 68 PA9 PA9-US1-TX MAX3232, DB9 D8,
|
|
|
|
|
* Requires !CONFIG_STM32_USART1_REMAP
|
|
|
|
|
* 69 PA10 PA10-US1-RX MAX3232, DB9 D8,
|
|
|
|
|
* Requires !CONFIG_STM32_USART1_REMAP
|
|
|
|
|
* 25 PA2 PA2-US2-TX MAX3232, DB9 D7,
|
|
|
|
|
* Requires !CONFIG_STM32_USART2_REMAP
|
|
|
|
|
* 26 PA3 PA3-US2-RX MAX3232, DB9 D7,
|
|
|
|
|
* Requires !CONFIG_STM32_USART2_REMAP
|
2012-09-09 21:13:30 +02:00
|
|
|
*/
|
|
|
|
|
|
2012-09-11 18:50:16 +02:00
|
|
|
#if defined(CONFIG_STM32_USART1) && defined(CONFIG_STM32_USART1_REMAP)
|
2019-09-20 02:19:18 +02:00
|
|
|
# error "USART1 requires CONFIG_STM32_USART1_REMAP=n"
|
2012-09-09 23:48:25 +02:00
|
|
|
#endif
|
|
|
|
|
|
2012-09-11 00:26:37 +02:00
|
|
|
#if defined(CONFIG_STM32_USART2) && defined(CONFIG_STM32_USART2_REMAP)
|
2019-09-20 02:19:18 +02:00
|
|
|
# error "USART2 requires CONFIG_STM32_USART2_REMAP=n"
|
2012-09-09 23:48:25 +02:00
|
|
|
#endif
|
|
|
|
|
|
2012-09-10 18:48:45 +02:00
|
|
|
/* 2MBit SPI FLASH
|
|
|
|
|
*
|
2021-03-20 13:01:22 +01:00
|
|
|
* --- ------ -------------- ------------------------------------------------
|
2012-09-10 18:48:45 +02:00
|
|
|
* PIN NAME SIGNAL NOTES
|
2021-03-20 13:01:22 +01:00
|
|
|
* --- ------ -------------- ------------------------------------------------
|
2012-09-10 18:48:45 +02:00
|
|
|
*
|
|
|
|
|
* 29 PA4 PA4-SPI1-NSS 10Mbit ENC28J60, SPI 2M FLASH
|
2021-03-20 13:01:22 +01:00
|
|
|
* 30 PA5 PA5-SPI1-SCK 2.4" TFT + Touchscreen, 10Mbit ENC28J60,
|
|
|
|
|
* SPI 2M FLASH
|
|
|
|
|
* 31 PA6 PA6-SPI1-MISO 2.4" TFT + Touchscreen, 10Mbit ENC28J60,
|
|
|
|
|
* SPI 2M FLASH
|
|
|
|
|
* 32 PA7 PA7-SPI1-MOSI 2.4" TFT + Touchscreen, 10Mbit ENC28J60,
|
|
|
|
|
* SPI 2M FLASH
|
2012-09-10 18:48:45 +02:00
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#if defined(CONFIG_STM32_SPI1) && defined(CONFIG_STM32_SPI1_REMAP)
|
|
|
|
|
# error "SPI1 requires CONFIG_STM32_SPI1_REMAP=n"
|
|
|
|
|
#endif
|
|
|
|
|
|
2012-09-09 21:13:30 +02:00
|
|
|
/* ENC28J60
|
|
|
|
|
*
|
2021-03-20 13:01:22 +01:00
|
|
|
* --- ------ -------------- ------------------------------------------------
|
2012-09-09 21:13:30 +02:00
|
|
|
* PIN NAME SIGNAL NOTES
|
2021-03-20 13:01:22 +01:00
|
|
|
* --- ------ -------------- ------------------------------------------------
|
2012-09-09 21:13:30 +02:00
|
|
|
*
|
|
|
|
|
* 29 PA4 PA4-SPI1-NSS 10Mbit ENC28J60, SPI 2M FLASH
|
2021-03-20 13:01:22 +01:00
|
|
|
* 30 PA5 PA5-SPI1-SCK 2.4" TFT + Touchscreen, 10Mbit ENC28J60,
|
|
|
|
|
* SPI 2M FLASH
|
|
|
|
|
* 31 PA6 PA6-SPI1-MISO 2.4" TFT + Touchscreen, 10Mbit ENC28J60,
|
|
|
|
|
* SPI 2M FLASH
|
|
|
|
|
* 32 PA7 PA7-SPI1-MOSI 2.4" TFT + Touchscreen, 10Mbit ENC28J60,
|
|
|
|
|
* SPI 2M FLASH
|
2012-09-10 18:48:45 +02:00
|
|
|
* 98 PE1 PE1-FSMC_NBL1 2.4" TFT + Touchscreen, 10Mbit EN28J60 Reset
|
|
|
|
|
* 4 PE5 (no name) 10Mbps ENC28J60 Interrupt
|
2012-09-09 21:13:30 +02:00
|
|
|
*/
|
|
|
|
|
|
2012-09-09 23:48:25 +02:00
|
|
|
#if defined(CONFIG_STM32_SPI1) && defined(CONFIG_STM32_SPI1_REMAP)
|
|
|
|
|
# error "SPI1 requires CONFIG_STM32_SPI1_REMAP=n"
|
|
|
|
|
#endif
|
|
|
|
|
|
2012-09-09 21:13:30 +02:00
|
|
|
/* MP3
|
|
|
|
|
*
|
2021-03-20 13:01:22 +01:00
|
|
|
* --- ------ -------------- ------------------------------------------------
|
2012-09-09 21:13:30 +02:00
|
|
|
* PIN NAME SIGNAL NOTES
|
2021-03-20 13:01:22 +01:00
|
|
|
* --- ------ -------------- ------------------------------------------------
|
2012-09-09 21:13:30 +02:00
|
|
|
*
|
|
|
|
|
* 48 PB11 PB11-MP3-RST MP3
|
|
|
|
|
* 51 PB12 PB12-SPI2-NSS MP3
|
|
|
|
|
* 52 PB13 PB13-SPI2-SCK MP3
|
|
|
|
|
* 53 PB14 PB14-SPI2-MISO MP3
|
|
|
|
|
* 54 PB15 PB15-SPI2-MOSI MP3
|
|
|
|
|
* 63 PC6 PC6-MP3-XDCS MP3
|
|
|
|
|
* 64 PC7 PC7-MP3-DREQ MP3
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/* SD Card
|
|
|
|
|
*
|
2021-03-20 13:01:22 +01:00
|
|
|
* --- ------ -------------- ------------------------------------------------
|
2012-09-09 21:13:30 +02:00
|
|
|
* PIN NAME SIGNAL NOTES
|
2021-03-20 13:01:22 +01:00
|
|
|
* --- ------ -------------- ------------------------------------------------
|
2012-09-09 21:13:30 +02:00
|
|
|
*
|
|
|
|
|
* 65 PC8 PC8-SDIO-D0 SD card, pulled high
|
|
|
|
|
* 66 PC9 PC9-SDIO-D1 SD card, pulled high
|
|
|
|
|
* 78 PC10 PC10-SDIO-D2 SD card, pulled high
|
|
|
|
|
* 79 PC11 PC10-SDIO-D3 SD card, pulled high
|
|
|
|
|
* 80 PC12 PC12-SDIO-CLK SD card
|
|
|
|
|
* 83 PD2 PD2-SDIO-CMD SD card, pulled high
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/* CAN
|
|
|
|
|
*
|
2021-03-20 13:01:22 +01:00
|
|
|
* --- ------ -------------- ------------------------------------------------
|
2012-09-09 21:13:30 +02:00
|
|
|
* PIN NAME SIGNAL NOTES
|
2021-03-20 13:01:22 +01:00
|
|
|
* --- ------ -------------- ------------------------------------------------
|
2012-09-09 21:13:30 +02:00
|
|
|
*
|
2020-02-23 09:50:23 +01:00
|
|
|
* 95 PB8 PB8-CAN-RX CAN transceiver, Header 2H
|
|
|
|
|
* 96 PB9 PB9-CAN-TX CAN transceiver, Header 2H
|
2012-09-09 21:13:30 +02:00
|
|
|
*/
|
|
|
|
|
|
2012-09-09 23:48:25 +02:00
|
|
|
#if defined(CONFIG_STM32_CAN1) && !defined(CONFIG_STM32_CAN1_REMAP1)
|
|
|
|
|
# error "SPI1 requires CONFIG_STM32_CAN1_REMAP1=y"
|
|
|
|
|
#endif
|
|
|
|
|
|
2019-08-19 17:16:08 +02:00
|
|
|
/****************************************************************************
|
2012-09-09 21:13:30 +02:00
|
|
|
* Public Data
|
2019-08-19 17:16:08 +02:00
|
|
|
****************************************************************************/
|
2012-09-09 21:13:30 +02:00
|
|
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
|
|
|
|
|
|
#undef EXTERN
|
|
|
|
|
#if defined(__cplusplus)
|
|
|
|
|
#define EXTERN extern "C"
|
2016-11-05 14:25:05 +01:00
|
|
|
extern "C"
|
|
|
|
|
{
|
2012-09-09 21:13:30 +02:00
|
|
|
#else
|
|
|
|
|
#define EXTERN extern
|
|
|
|
|
#endif
|
|
|
|
|
|
2019-08-19 17:16:08 +02:00
|
|
|
/****************************************************************************
|
2012-09-09 21:13:30 +02:00
|
|
|
* Public Function Prototypes
|
2019-08-19 17:16:08 +02:00
|
|
|
****************************************************************************/
|
2012-09-09 21:13:30 +02:00
|
|
|
|
2019-08-19 17:16:08 +02:00
|
|
|
/****************************************************************************
|
2012-09-09 21:13:30 +02:00
|
|
|
* Name: fire_lcdclear
|
|
|
|
|
*
|
|
|
|
|
* Description:
|
2021-03-20 13:01:22 +01:00
|
|
|
* This is a non-standard LCD interface just for the M3 Wildfire board.
|
|
|
|
|
* Because of the various rotations, clearing the display in the normal
|
|
|
|
|
* way by writing a sequences of runs that covers the entire display can be
|
|
|
|
|
* very slow. Here the display is cleared by simply setting all GRAM
|
|
|
|
|
* memory to the specified color.
|
2012-09-09 21:13:30 +02:00
|
|
|
*
|
2019-08-19 17:16:08 +02:00
|
|
|
****************************************************************************/
|
2012-09-09 21:13:30 +02:00
|
|
|
|
|
|
|
|
#ifdef CONFIG_STM32_FSMC
|
2014-01-24 20:50:23 +01:00
|
|
|
void fire_lcdclear(uint16_t color);
|
2012-09-09 21:13:30 +02:00
|
|
|
#endif
|
|
|
|
|
|
2016-11-05 14:25:05 +01:00
|
|
|
#if defined(__cplusplus)
|
|
|
|
|
}
|
|
|
|
|
#endif
|
|
|
|
|
#undef EXTERN
|
|
|
|
|
|
2012-09-09 21:13:30 +02:00
|
|
|
#endif /* __ASSEMBLY__ */
|
2020-01-31 19:07:39 +01:00
|
|
|
#endif /* __BOARDS_ARM_STM32_FIRE_STM32V2_INCLUDE_BOARD_H */
|
