2020-11-21 13:16:59 -08:00
|
|
|
/****************************************************************************
|
2016-06-27 11:23:42 +02:00
|
|
|
* arch/arm/src/stm32f7/stm32_otg.h
|
|
|
|
*
|
2016-06-27 07:43:32 -06:00
|
|
|
* Copyright (C) 2012-2013, 2016 Gregory Nutt. All rights reserved.
|
2016-06-27 11:23:42 +02:00
|
|
|
* Author: Gregory Nutt <gnutt@nuttx.org>
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
* are met:
|
|
|
|
*
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in
|
|
|
|
* the documentation and/or other materials provided with the
|
|
|
|
* distribution.
|
|
|
|
* 3. Neither the name NuttX nor the names of its contributors may be
|
|
|
|
* used to endorse or promote products derived from this software
|
|
|
|
* without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
|
|
|
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
|
|
|
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
|
|
|
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
|
|
|
|
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
|
|
|
|
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
|
|
|
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*
|
2020-11-21 13:16:59 -08:00
|
|
|
****************************************************************************/
|
2016-06-27 11:23:42 +02:00
|
|
|
|
|
|
|
#ifndef __ARCH_ARM_SRC_STM32F7_STM32_OTG_H
|
|
|
|
#define __ARCH_ARM_SRC_STM32F7_STM32_OTG_H
|
|
|
|
|
2020-11-21 13:16:59 -08:00
|
|
|
/****************************************************************************
|
2016-06-27 11:23:42 +02:00
|
|
|
* Included Files
|
2020-11-21 13:16:59 -08:00
|
|
|
****************************************************************************/
|
2016-06-27 11:23:42 +02:00
|
|
|
|
|
|
|
#include <nuttx/config.h>
|
|
|
|
|
|
|
|
#include <stdint.h>
|
|
|
|
|
|
|
|
#include "chip.h"
|
2019-05-24 16:48:06 -06:00
|
|
|
#include "hardware/stm32_otg.h"
|
2016-06-27 11:23:42 +02:00
|
|
|
|
2019-04-07 19:05:06 -06:00
|
|
|
#if defined(CONFIG_STM32F7_OTGFS) || defined(CONFIG_STM32F7_OTGFSHS)
|
2016-06-27 11:23:42 +02:00
|
|
|
|
2020-11-21 13:16:59 -08:00
|
|
|
/****************************************************************************
|
2016-06-27 11:23:42 +02:00
|
|
|
* Pre-processor Definitions
|
2020-11-21 13:16:59 -08:00
|
|
|
****************************************************************************/
|
2019-04-07 19:05:06 -06:00
|
|
|
|
2020-11-21 13:16:59 -08:00
|
|
|
/* Configuration ************************************************************/
|
2016-06-27 11:23:42 +02:00
|
|
|
|
2019-04-07 19:05:06 -06:00
|
|
|
#ifndef CONFIG_OTG_PRI
|
|
|
|
# define CONFIG_OTG_PRI NVIC_SYSH_PRIORITY_DEFAULT
|
|
|
|
#endif
|
|
|
|
|
2016-06-27 11:23:42 +02:00
|
|
|
#if defined(CONFIG_STM32F7_OTGFS)
|
|
|
|
# define STM32_IRQ_OTG STM32_IRQ_OTGFS
|
|
|
|
# define STM32_OTG_BASE STM32_USBOTGFS_BASE
|
|
|
|
# define STM32_NENDPOINTS (6) /* ep0-5 x 2 for IN and OUT */
|
|
|
|
# define GPIO_OTG_DM GPIO_OTGFS_DM
|
|
|
|
# define GPIO_OTG_DP GPIO_OTGFS_DP
|
|
|
|
# define GPIO_OTG_ID GPIO_OTGFS_ID
|
|
|
|
# define GPIO_OTG_SOF GPIO_OTGFS_SOF
|
2019-04-07 19:05:06 -06:00
|
|
|
# define GPIO_OTG_VBUS GPIO_OTGFS_VBUS
|
2016-06-27 11:23:42 +02:00
|
|
|
# define STM32_OTG_FIFO_SIZE 1280
|
|
|
|
#endif
|
|
|
|
|
2019-04-07 19:05:06 -06:00
|
|
|
#if defined(CONFIG_STM32F7_OTGFSHS)
|
2016-06-27 11:23:42 +02:00
|
|
|
# define STM32_IRQ_OTG STM32_IRQ_OTGHS
|
|
|
|
# define STM32_OTG_BASE STM32_USBOTGHS_BASE
|
|
|
|
# define STM32_NENDPOINTS (7) /* ep0-8 x 2 for IN and OUT but driver internals use byte to map + one bit for direction */
|
2019-04-07 19:05:06 -06:00
|
|
|
# define GPIO_OTG_DM GPIO_OTGHSFS_DM
|
|
|
|
# define GPIO_OTG_DP GPIO_OTGHSFS_DP
|
|
|
|
# define GPIO_OTG_ID GPIO_OTGHSFS_ID
|
|
|
|
# define GPIO_OTG_SOF GPIO_OTGHSFS_SOF
|
|
|
|
# define GPIO_OTG_VBUS GPIO_OTGHSFS_VBUS
|
2016-06-27 11:23:42 +02:00
|
|
|
# define STM32_OTG_FIFO_SIZE 4096
|
|
|
|
#endif
|
|
|
|
|
2020-11-21 13:16:59 -08:00
|
|
|
/****************************************************************************
|
|
|
|
* Public Function Prototypes
|
|
|
|
****************************************************************************/
|
2016-06-27 11:23:42 +02:00
|
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
|
|
|
|
#undef EXTERN
|
|
|
|
#if defined(__cplusplus)
|
|
|
|
#define EXTERN extern "C"
|
|
|
|
extern "C"
|
|
|
|
{
|
|
|
|
#else
|
|
|
|
#define EXTERN extern
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/****************************************************************************
|
|
|
|
* Name: stm32_otghost_initialize
|
|
|
|
*
|
|
|
|
* Description:
|
|
|
|
* Initialize USB host device controller hardware.
|
|
|
|
*
|
|
|
|
* Input Parameters:
|
2020-11-21 13:16:59 -08:00
|
|
|
* controller -- If the device supports more than USB host controller,
|
|
|
|
* then this identifies which controller is being initialized.
|
|
|
|
* Normally, this is just zero.
|
2016-06-27 11:23:42 +02:00
|
|
|
*
|
|
|
|
* Returned Value:
|
|
|
|
* And instance of the USB host interface. The controlling task should
|
|
|
|
* use this interface to (1) call the wait() method to wait for a device
|
|
|
|
* to be connected, and (2) call the enumerate() method to bind the device
|
|
|
|
* to a class driver.
|
|
|
|
*
|
|
|
|
* Assumptions:
|
|
|
|
* - This function should called in the initialization sequence in order
|
|
|
|
* to initialize the USB device functionality.
|
|
|
|
* - Class drivers should be initialized prior to calling this function.
|
|
|
|
* Otherwise, there is a race condition if the device is already connected.
|
|
|
|
*
|
|
|
|
****************************************************************************/
|
|
|
|
|
|
|
|
#ifdef CONFIG_USBHOST
|
|
|
|
struct usbhost_connection_s;
|
|
|
|
FAR struct usbhost_connection_s *stm32_otghost_initialize(int controller);
|
|
|
|
#endif
|
|
|
|
|
2020-11-21 13:16:59 -08:00
|
|
|
/****************************************************************************
|
2016-06-27 11:23:42 +02:00
|
|
|
* Name: stm32_usbsuspend
|
|
|
|
*
|
|
|
|
* Description:
|
2020-11-21 13:16:59 -08:00
|
|
|
* Board logic must provide the stm32_usbsuspend logic if the OTG FS
|
|
|
|
* device driver is used. This function is called whenever the USB enters
|
|
|
|
* or leaves suspend mode. This is an opportunity for the board logic to
|
|
|
|
* shutdown clocks, power, etc. while the USB is suspended.
|
2016-06-27 11:23:42 +02:00
|
|
|
*
|
2020-11-21 13:16:59 -08:00
|
|
|
****************************************************************************/
|
2016-06-27 11:23:42 +02:00
|
|
|
|
2020-11-21 13:16:59 -08:00
|
|
|
struct usbdev_s;
|
2016-06-27 11:23:42 +02:00
|
|
|
void stm32_usbsuspend(FAR struct usbdev_s *dev, bool resume);
|
|
|
|
|
|
|
|
#undef EXTERN
|
|
|
|
#if defined(__cplusplus)
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#endif /* __ASSEMBLY__ */
|
|
|
|
#endif /* CONFIG_STM32F7_OTGFS */
|
|
|
|
#endif /* __ARCH_ARM_SRC_STM32F7_STM32_OTG_H */
|