2013-02-06 23:30:57 +01:00
|
|
|
/************************************************************************************
|
|
|
|
|
* configs/stm32f3discovery/include/board.h
|
|
|
|
|
* include/arch/board/board.h
|
|
|
|
|
*
|
2013-02-07 00:09:09 +01:00
|
|
|
* Copyright (C) 2013 Gregory Nutt. All rights reserved.
|
2013-02-06 23:30:57 +01:00
|
|
|
* Author: Gregory Nutt <gnutt@nuttx.org>
|
|
|
|
|
*
|
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
|
* are met:
|
|
|
|
|
*
|
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
|
* notice, this list of conditions and the following disclaimer in
|
|
|
|
|
* the documentation and/or other materials provided with the
|
|
|
|
|
* distribution.
|
|
|
|
|
* 3. Neither the name NuttX nor the names of its contributors may be
|
|
|
|
|
* used to endorse or promote products derived from this software
|
|
|
|
|
* without specific prior written permission.
|
|
|
|
|
*
|
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
|
|
|
|
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
|
|
|
|
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
|
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
|
|
|
|
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
|
|
|
|
|
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
|
|
|
|
|
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
|
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
|
|
|
|
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
|
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
|
*
|
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
|
|
#ifndef __CONFIG_STM32F3DISCOVERY_INCLUDE_BOARD_H
|
|
|
|
|
#define __CONFIG_STM32F3DISCOVERY_INCLUDE_BOARD_H
|
|
|
|
|
|
|
|
|
|
/************************************************************************************
|
|
|
|
|
* Included Files
|
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
|
|
#include <nuttx/config.h>
|
|
|
|
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
|
# include <stdint.h>
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#include "stm32_rcc.h"
|
2013-02-09 16:03:49 +01:00
|
|
|
#include "stm32.h"
|
2013-02-06 23:30:57 +01:00
|
|
|
|
|
|
|
|
/************************************************************************************
|
|
|
|
|
* Definitions
|
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
|
|
/* Clocking *************************************************************************/
|
|
|
|
|
|
2013-02-07 23:11:40 +01:00
|
|
|
/* HSI - Internal 8 MHz RC Oscillator
|
2013-02-06 23:30:57 +01:00
|
|
|
* LSI - 32 KHz RC
|
|
|
|
|
* HSE - On-board crystal frequency is 8MHz
|
|
|
|
|
* LSE - 32.768 kHz
|
|
|
|
|
*/
|
|
|
|
|
|
2013-02-07 23:11:40 +01:00
|
|
|
#define STM32_BOARD_XTAL 8000000ul /* X1 on board */
|
2013-02-06 23:30:57 +01:00
|
|
|
|
2013-02-07 23:11:40 +01:00
|
|
|
#define STM32_HSI_FREQUENCY 8000000ul
|
|
|
|
|
#define STM32_LSI_FREQUENCY 40000 /* Between 30kHz and 60kHz */
|
2013-02-06 23:30:57 +01:00
|
|
|
#define STM32_HSE_FREQUENCY STM32_BOARD_XTAL
|
2013-02-07 23:11:40 +01:00
|
|
|
#define STM32_LSE_FREQUENCY 32768 /* X2 on board */
|
2013-02-06 23:30:57 +01:00
|
|
|
|
2013-02-07 23:11:40 +01:00
|
|
|
/* PLL source is HSE/1, PLL multipler is 9: PLL frequency is 8MHz (XTAL) x 9 = 72MHz */
|
|
|
|
|
|
|
|
|
|
#define STM32_CFGR_PLLSRC RCC_CFGR_PLLSRC
|
|
|
|
|
#define STM32_CFGR_PLLXTPRE 0
|
|
|
|
|
#define STM32_CFGR_PLLMUL RCC_CFGR_PLLMUL_CLKx9
|
|
|
|
|
#define STM32_PLL_FREQUENCY (9*STM32_BOARD_XTAL)
|
|
|
|
|
|
|
|
|
|
/* Use the PLL and set the SYSCLK source to be the PLL */
|
|
|
|
|
|
|
|
|
|
#define STM32_SYSCLK_SW RCC_CFGR_SW_PLL
|
|
|
|
|
#define STM32_SYSCLK_SWS RCC_CFGR_SWS_PLL
|
|
|
|
|
#define STM32_SYSCLK_FREQUENCY STM32_PLL_FREQUENCY
|
|
|
|
|
|
|
|
|
|
/* AHB clock (HCLK) is SYSCLK (72MHz) */
|
2013-02-06 23:30:57 +01:00
|
|
|
|
2013-02-07 23:11:40 +01:00
|
|
|
#define STM32_RCC_CFGR_HPRE RCC_CFGR_HPRE_SYSCLK
|
|
|
|
|
#define STM32_HCLK_FREQUENCY STM32_PLL_FREQUENCY
|
|
|
|
|
#define STM32_BOARD_HCLK STM32_HCLK_FREQUENCY /* same as above, to satisfy compiler */
|
2013-02-06 23:30:57 +01:00
|
|
|
|
2013-02-07 23:11:40 +01:00
|
|
|
/* APB2 clock (PCLK2) is HCLK (72MHz) */
|
2013-02-06 23:30:57 +01:00
|
|
|
|
2013-02-07 23:11:40 +01:00
|
|
|
#define STM32_RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_HCLK
|
|
|
|
|
#define STM32_PCLK2_FREQUENCY STM32_HCLK_FREQUENCY
|
|
|
|
|
#define STM32_APB2_CLKIN (STM32_PCLK2_FREQUENCY) /* Timers 2-7, 12-14 */
|
2013-02-06 23:30:57 +01:00
|
|
|
|
2013-02-07 23:11:40 +01:00
|
|
|
/* APB2 timers 1 and 8 will receive PCLK2. */
|
|
|
|
|
|
|
|
|
|
#define STM32_APB2_TIM1_CLKIN (STM32_PCLK2_FREQUENCY)
|
|
|
|
|
#define STM32_APB2_TIM8_CLKIN (STM32_PCLK2_FREQUENCY)
|
|
|
|
|
|
2013-02-08 22:42:23 +01:00
|
|
|
#define STM32_APB1_TIM15_CLKIN (STM32_PCLK2_FREQUENCY)
|
|
|
|
|
#define STM32_APB1_TIM16_CLKIN (STM32_PCLK2_FREQUENCY)
|
|
|
|
|
#define STM32_APB1_TIM17_CLKIN (STM32_PCLK2_FREQUENCY)
|
|
|
|
|
|
2013-02-07 23:11:40 +01:00
|
|
|
/* APB1 clock (PCLK1) is HCLK/2 (36MHz) */
|
|
|
|
|
|
|
|
|
|
#define STM32_RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_HCLKd2
|
|
|
|
|
#define STM32_PCLK1_FREQUENCY (STM32_HCLK_FREQUENCY/2)
|
|
|
|
|
|
2013-02-08 22:42:23 +01:00
|
|
|
/* APB1 timers 2-4 will be twice PCLK1 (REVISIT) */
|
2013-02-07 23:11:40 +01:00
|
|
|
|
|
|
|
|
#define STM32_APB1_TIM2_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
|
#define STM32_APB1_TIM3_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
|
#define STM32_APB1_TIM4_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
|
#define STM32_APB1_TIM6_CLKIN (STM32_PCLK1_FREQUENCY)
|
|
|
|
|
#define STM32_APB1_TIM7_CLKIN (STM32_PCLK1_FREQUENCY)
|
2013-02-06 23:30:57 +01:00
|
|
|
|
2013-02-07 23:11:40 +01:00
|
|
|
/* USB divider -- Divide PLL clock by 1.5 */
|
2013-02-06 23:30:57 +01:00
|
|
|
|
2013-02-07 23:11:40 +01:00
|
|
|
#define STM32_CFGR_USBPRE 0
|
2013-02-06 23:30:57 +01:00
|
|
|
|
|
|
|
|
/* Timers driven from APB1 will be twice PCLK1 */
|
|
|
|
|
|
|
|
|
|
#define STM32_APB1_TIM2_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
|
#define STM32_APB1_TIM3_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
|
#define STM32_APB1_TIM4_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
|
#define STM32_APB1_TIM5_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
|
#define STM32_APB1_TIM6_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
|
#define STM32_APB1_TIM7_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
|
#define STM32_APB1_TIM12_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
|
#define STM32_APB1_TIM13_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
|
#define STM32_APB1_TIM14_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
|
|
|
|
|
|
|
|
|
/* APB2 clock (PCLK2) is HCLK/2 (84MHz) */
|
|
|
|
|
|
|
|
|
|
#define STM32_RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_HCLKd2 /* PCLK2 = HCLK / 2 */
|
|
|
|
|
#define STM32_PCLK2_FREQUENCY (STM32_HCLK_FREQUENCY/2)
|
|
|
|
|
|
|
|
|
|
/* Timers driven from APB2 will be twice PCLK2 */
|
|
|
|
|
|
|
|
|
|
#define STM32_APB2_TIM1_CLKIN (2*STM32_PCLK2_FREQUENCY)
|
|
|
|
|
#define STM32_APB2_TIM8_CLKIN (2*STM32_PCLK2_FREQUENCY)
|
|
|
|
|
#define STM32_APB2_TIM9_CLKIN (2*STM32_PCLK2_FREQUENCY)
|
|
|
|
|
#define STM32_APB2_TIM10_CLKIN (2*STM32_PCLK2_FREQUENCY)
|
|
|
|
|
#define STM32_APB2_TIM11_CLKIN (2*STM32_PCLK2_FREQUENCY)
|
|
|
|
|
|
|
|
|
|
/* Timer Frequencies, if APBx is set to 1, frequency is same to APBx
|
2014-04-14 00:22:22 +02:00
|
|
|
* otherwise frequency is 2xAPBx.
|
2013-02-06 23:30:57 +01:00
|
|
|
* Note: TIM1,8 are on APB2, others on APB1
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#define STM32_TIM18_FREQUENCY STM32_HCLK_FREQUENCY
|
|
|
|
|
#define STM32_TIM27_FREQUENCY (STM32_HCLK_FREQUENCY/2)
|
|
|
|
|
|
|
|
|
|
/* LED definitions ******************************************************************/
|
2013-02-07 03:19:57 +01:00
|
|
|
/* The STM32F3Discovery board has ten LEDs. Two of these are controlled by logic on
|
|
|
|
|
* the board and are not available for software control:
|
|
|
|
|
*
|
|
|
|
|
* LD1 PWR: red LED indicates that the board is powered.
|
|
|
|
|
* LD2 COM: LD2 default status is red. LD2 turns to green to indicate that
|
|
|
|
|
* communications are in progress between the PC and the ST-LINK/V2.
|
|
|
|
|
*
|
|
|
|
|
* And eight can be controlled by software:
|
|
|
|
|
*
|
|
|
|
|
* User LD3: red LED is a user LED connected to the I/O PE9 of the STM32F303VCT6.
|
|
|
|
|
* User LD4: blue LED is a user LED connected to the I/O PE8 of the STM32F303VCT6.
|
|
|
|
|
* User LD5: orange LED is a user LED connected to the I/O PE10 of the STM32F303VCT6.
|
|
|
|
|
* User LD6: green LED is a user LED connected to the I/O PE15 of the STM32F303VCT6.
|
|
|
|
|
* User LD7: green LED is a user LED connected to the I/O PE11 of the STM32F303VCT6.
|
|
|
|
|
* User LD8: orange LED is a user LED connected to the I/O PE14 of the STM32F303VCT6.
|
|
|
|
|
* User LD9: blue LED is a user LED connected to the I/O PE12 of the STM32F303VCT6.
|
|
|
|
|
* User LD10: red LED is a user LED connected to the I/O PE13 of the STM32F303VCT6.
|
|
|
|
|
*
|
|
|
|
|
* If CONFIG_ARCH_LEDS is not defined, then the user can control the LEDs in any
|
2013-02-06 23:30:57 +01:00
|
|
|
* way. The following definitions are used to access individual LEDs.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/* LED index values for use with stm32_setled() */
|
|
|
|
|
|
2013-02-07 03:19:57 +01:00
|
|
|
#define BOARD_LED1 0 /* User LD3 */
|
|
|
|
|
#define BOARD_LED2 1 /* User LD4 */
|
|
|
|
|
#define BOARD_LED3 2 /* User LD5 */
|
|
|
|
|
#define BOARD_LED4 3 /* User LD6 */
|
|
|
|
|
#define BOARD_LED5 4 /* User LD7 */
|
|
|
|
|
#define BOARD_LED6 5 /* User LD8 */
|
|
|
|
|
#define BOARD_LED7 6 /* User LD9 */
|
|
|
|
|
#define BOARD_LED8 7 /* User LD10 */
|
|
|
|
|
#define BOARD_NLEDS 8
|
2013-02-06 23:30:57 +01:00
|
|
|
|
|
|
|
|
/* LED bits for use with stm32_setleds() */
|
|
|
|
|
|
|
|
|
|
#define BOARD_LED1_BIT (1 << BOARD_LED1)
|
|
|
|
|
#define BOARD_LED2_BIT (1 << BOARD_LED2)
|
|
|
|
|
#define BOARD_LED3_BIT (1 << BOARD_LED3)
|
|
|
|
|
#define BOARD_LED4_BIT (1 << BOARD_LED4)
|
2013-02-07 03:19:57 +01:00
|
|
|
#define BOARD_LED5_BIT (1 << BOARD_LED5)
|
|
|
|
|
#define BOARD_LED6_BIT (1 << BOARD_LED6)
|
|
|
|
|
#define BOARD_LED7_BIT (1 << BOARD_LED7)
|
|
|
|
|
#define BOARD_LED8_BIT (1 << BOARD_LED8)
|
2013-02-06 23:30:57 +01:00
|
|
|
|
2013-02-07 03:19:57 +01:00
|
|
|
/* If CONFIG_ARCH_LEDs is defined, then NuttX will control the 8 LEDs on board the
|
2013-02-06 23:30:57 +01:00
|
|
|
* stm32f3discovery. The following definitions describe how NuttX controls the LEDs:
|
2013-02-07 03:19:57 +01:00
|
|
|
*
|
|
|
|
|
* SYMBOL Meaning LED state
|
|
|
|
|
* Initially all LEDs are OFF
|
|
|
|
|
* ------------------- ----------------------- ------------- ------------
|
|
|
|
|
* LED_STARTED NuttX has been started LD3 ON
|
|
|
|
|
* LED_HEAPALLOCATE Heap has been allocated LD4 ON
|
|
|
|
|
* LED_IRQSENABLED Interrupts enabled LD4 ON
|
|
|
|
|
* LED_STACKCREATED Idle stack created LD6 ON
|
|
|
|
|
* LED_INIRQ In an interrupt LD7 should glow
|
|
|
|
|
* LED_SIGNAL In a signal handler LD8 might glow
|
|
|
|
|
* LED_ASSERTION An assertion failed LD9 ON while handling the assertion
|
|
|
|
|
* LED_PANIC The system has crashed LD10 Blinking at 2Hz
|
|
|
|
|
* LED_IDLE STM32 is is sleep mode (Optional, not used)
|
2013-02-06 23:30:57 +01:00
|
|
|
*/
|
|
|
|
|
|
2013-02-07 03:19:57 +01:00
|
|
|
#define LED_STARTED 0
|
|
|
|
|
#define LED_HEAPALLOCATE 1
|
|
|
|
|
#define LED_IRQSENABLED 2
|
|
|
|
|
#define LED_STACKCREATED 3
|
|
|
|
|
#define LED_INIRQ 4
|
|
|
|
|
#define LED_SIGNAL 5
|
|
|
|
|
#define LED_ASSERTION 6
|
|
|
|
|
#define LED_PANIC 7
|
2013-02-06 23:30:57 +01:00
|
|
|
|
|
|
|
|
/* Button definitions ***************************************************************/
|
2013-02-07 03:19:57 +01:00
|
|
|
/* The STM32F3Discovery supports two buttons; only one button is controllable by
|
|
|
|
|
* software:
|
|
|
|
|
*
|
|
|
|
|
* B1 USER: user and wake-up button connected to the I/O PA0 of the STM32F303VCT6.
|
|
|
|
|
* B2 RESET: pushbutton connected to NRST is used to RESET the STM32F303VCT6.
|
|
|
|
|
*/
|
2013-02-06 23:30:57 +01:00
|
|
|
|
|
|
|
|
#define BUTTON_USER 0
|
|
|
|
|
|
|
|
|
|
#define NUM_BUTTONS 1
|
|
|
|
|
|
|
|
|
|
#define BUTTON_USER_BIT (1 << BUTTON_USER)
|
|
|
|
|
|
|
|
|
|
/* Alternate function pin selections ************************************************/
|
|
|
|
|
|
|
|
|
|
/* UART2:
|
|
|
|
|
*
|
|
|
|
|
* The STM32F3Discovery has no on-board serial devices, but the console is
|
|
|
|
|
* brought out to PA2 (TX) and PA3 (RX) for connection to an external serial device.
|
|
|
|
|
* (See the README.txt file for other options)
|
|
|
|
|
*/
|
|
|
|
|
|
2013-02-08 15:42:18 +01:00
|
|
|
#define GPIO_USART2_RX GPIO_USART2_RX_2
|
|
|
|
|
#define GPIO_USART2_TX GPIO_USART2_TX_2
|
2013-02-06 23:30:57 +01:00
|
|
|
|
2013-02-08 15:42:18 +01:00
|
|
|
/* SPI - There is a ST MEMS L3GD20 device on SPI1 using these pins: */
|
2013-02-06 23:30:57 +01:00
|
|
|
|
|
|
|
|
#define GPIO_SPI1_MISO GPIO_SPI1_MISO_1
|
|
|
|
|
#define GPIO_SPI1_MOSI GPIO_SPI1_MOSI_1
|
|
|
|
|
#define GPIO_SPI1_SCK GPIO_SPI1_SCK_1
|
|
|
|
|
|
|
|
|
|
/************************************************************************************
|
|
|
|
|
* Public Data
|
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
|
|
|
|
|
|
#undef EXTERN
|
|
|
|
|
#if defined(__cplusplus)
|
|
|
|
|
#define EXTERN extern "C"
|
|
|
|
|
extern "C" {
|
|
|
|
|
#else
|
|
|
|
|
#define EXTERN extern
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/************************************************************************************
|
|
|
|
|
* Public Function Prototypes
|
|
|
|
|
************************************************************************************/
|
|
|
|
|
/************************************************************************************
|
|
|
|
|
* Name: stm32_boardinitialize
|
|
|
|
|
*
|
|
|
|
|
* Description:
|
|
|
|
|
* All STM32 architectures must provide the following entry point. This entry point
|
|
|
|
|
* is called early in the intitialization -- after all memory has been configured
|
|
|
|
|
* and mapped but before any devices have been initialized.
|
|
|
|
|
*
|
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
|
|
EXTERN void stm32_boardinitialize(void);
|
|
|
|
|
|
|
|
|
|
/************************************************************************************
|
|
|
|
|
* Name: stm32_ledinit, stm32_setled, and stm32_setleds
|
|
|
|
|
*
|
|
|
|
|
* Description:
|
|
|
|
|
* If CONFIG_ARCH_LEDS is defined, then NuttX will control the on-board LEDs. If
|
|
|
|
|
* CONFIG_ARCH_LEDS is not defined, then the following interfacesare available to
|
|
|
|
|
* control the LEDs from user applications.
|
|
|
|
|
*
|
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
|
|
#ifndef CONFIG_ARCH_LEDS
|
|
|
|
|
EXTERN void stm32_ledinit(void);
|
|
|
|
|
EXTERN void stm32_setled(int led, bool ledon);
|
|
|
|
|
EXTERN void stm32_setleds(uint8_t ledset);
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#undef EXTERN
|
|
|
|
|
#if defined(__cplusplus)
|
|
|
|
|
}
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#endif /* __ASSEMBLY__ */
|
|
|
|
|
#endif /* __CONFIG_STM32F3DISCOVERY_INCLUDE_BOARD_H */
|
