2013-07-19 23:23:03 +02:00
|
|
|
/************************************************************************************
|
2013-12-07 21:25:35 +01:00
|
|
|
* configs/sama5d3x-ek/include/board.h
|
2013-07-19 23:23:03 +02:00
|
|
|
*
|
2014-04-04 01:12:17 +02:00
|
|
|
* Copyright (C) 2013-2014 Gregory Nutt. All rights reserved.
|
2013-07-19 23:23:03 +02:00
|
|
|
* Author: Gregory Nutt <gnutt@nuttx.org>
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
* are met:
|
|
|
|
*
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in
|
|
|
|
* the documentation and/or other materials provided with the
|
|
|
|
* distribution.
|
|
|
|
* 3. Neither the name NuttX nor the names of its contributors may be
|
|
|
|
* used to endorse or promote products derived from this software
|
|
|
|
* without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
|
|
|
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
|
|
|
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
|
|
|
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
|
|
|
|
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
|
|
|
|
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
|
|
|
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
#ifndef __CONFIGS_SAMA5D3X_EK_INCLUDE_BOARD_H
|
|
|
|
#define __CONFIGS_SAMA5D3X_EK_INCLUDE_BOARD_H
|
|
|
|
|
|
|
|
/************************************************************************************
|
|
|
|
* Included Files
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
#include <nuttx/config.h>
|
2014-04-17 18:01:15 +02:00
|
|
|
#include <nuttx/irq.h>
|
2013-07-19 23:23:03 +02:00
|
|
|
|
|
|
|
/************************************************************************************
|
2014-04-04 01:12:17 +02:00
|
|
|
* Pre-processor Definitions
|
2013-07-19 23:23:03 +02:00
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
/* Clocking *************************************************************************/
|
2013-08-14 23:16:04 +02:00
|
|
|
/* After power-on reset, the SAMA5 device is running on a 12MHz internal RC. These
|
|
|
|
* definitions will configure operational clocking.
|
2013-07-22 22:42:05 +02:00
|
|
|
*/
|
|
|
|
|
2014-03-30 00:51:06 +01:00
|
|
|
#if defined(CONFIG_SAMA5_BOOT_SDRAM)
|
|
|
|
/* When booting from SDRAM, NuttX is loaded in SDRAM by an intermediate bootloader.
|
|
|
|
* That bootloader had to have already configured the PLL and SDRAM for proper
|
|
|
|
* operation.
|
|
|
|
*
|
|
|
|
* In this case, we don not reconfigure the clocking. Rather, we need to query
|
|
|
|
* the register settings to determine the clock frequencies. We can only assume that
|
|
|
|
* the Main clock source in the on-board 12MHz crystal.
|
|
|
|
*/
|
|
|
|
|
|
|
|
# include <arch/board/board_sdram.h>
|
|
|
|
|
2014-04-04 01:12:17 +02:00
|
|
|
#elif defined(CONFIG_SAMA5D3xEK_384MHZ)
|
2013-08-24 19:34:24 +02:00
|
|
|
/* OHCI Only. This is an alternative slower configuration that will produce a 48MHz
|
|
|
|
* USB clock with the required accuracy using only PLLA. When PPLA is used to clock
|
|
|
|
* OHCI, an additional requirement is the PLLACK be a multiple of 48MHz. This setup
|
|
|
|
* results in a CPU clock of 384MHz.
|
2014-04-04 01:12:17 +02:00
|
|
|
*
|
|
|
|
* This case is only interesting for experimentation.
|
2013-08-12 01:11:32 +02:00
|
|
|
*/
|
|
|
|
|
2014-01-30 14:40:10 +01:00
|
|
|
# include <arch/board/board_384mhz.h>
|
2013-07-22 22:42:05 +02:00
|
|
|
|
2014-04-04 01:12:17 +02:00
|
|
|
#elif defined(CONFIG_SAMA5D3xEK_528MHZ)
|
|
|
|
/* This is the configuration results in a CPU clock of 528MHz.
|
|
|
|
*
|
|
|
|
* In this configuration, UPLL is the source of the UHPHS clock (if enabled).
|
|
|
|
*/
|
|
|
|
|
2014-04-04 18:36:53 +02:00
|
|
|
# include <arch/board/board_528mhz.h>
|
2014-04-04 01:12:17 +02:00
|
|
|
|
|
|
|
#else /* #elif defined(CONFIG_SAMA5D3xEK_396MHZ) */
|
|
|
|
/* This is the configuration provided in the Atmel example code. This setup results
|
|
|
|
* in a CPU clock of 396MHz.
|
|
|
|
*
|
|
|
|
* In this configuration, UPLL is the source of the UHPHS clock (if enabled).
|
|
|
|
*/
|
|
|
|
|
|
|
|
# include <arch/board/board_396mhz.h>
|
|
|
|
|
2013-08-12 01:11:32 +02:00
|
|
|
#endif
|
2013-07-22 22:42:05 +02:00
|
|
|
|
2013-10-12 01:12:35 +02:00
|
|
|
/* LCD Interface, Geometry and Timing */
|
2013-10-08 23:30:38 +02:00
|
|
|
|
2013-10-12 01:12:35 +02:00
|
|
|
#define BOARD_LCDC_OUTPUT_BPP 24 /* Output format to H/W is 24BPP RGB */
|
|
|
|
#define BOARD_LCDC_WIDTH 800 /* Display width (pixels) */
|
|
|
|
#define BOARD_LCDC_HEIGHT 480 /* Display height (rows) */
|
|
|
|
#undef BOARD_LCDC_MCK_MUL2 /* Source clock is Mck (vs 2*Mck) */
|
|
|
|
#define BOARD_LCDC_PIXCLK_INV 1 /* Invert pixel clock, use falling edge */
|
|
|
|
#define BOARD_LCDC_PIXELCLOCK 33260000 /* Pixel clock frequency */
|
|
|
|
#define BOARD_LCDC_GUARDTIME 9 /* Guard time (frames) */
|
|
|
|
#define BOARD_LCDC_VSPW 2 /* Vertical pulse width (lines) */
|
|
|
|
#define BOARD_LCDC_HSPW 128 /* Horizontal pulse width (LCDDOTCLK) */
|
|
|
|
#define BOARD_LCDC_VFPW 37 /* Vertical front porch (lines) */
|
|
|
|
#define BOARD_LCDC_VBPW 8 /* Vertical back porch (lines) */
|
|
|
|
#define BOARD_LCDC_HFPW 168 /* Horizontal front porch (LCDDOTCLK) */
|
|
|
|
#define BOARD_LCDC_HBPW 88 /* Horizontal back porch (LCDDOTCLK) */
|
|
|
|
|
|
|
|
/* Backlight prescaler value and PWM output polarity */
|
|
|
|
|
|
|
|
#define BOARD_LCDC_PWMPS LCDC_LCDCFG6_PWMPS_DIV1
|
|
|
|
#define BOARD_LCDC_PWMPOL LCDC_LCDCFG6_PWMPOL
|
2013-10-08 23:30:38 +02:00
|
|
|
|
2013-07-19 23:23:03 +02:00
|
|
|
/* LED definitions ******************************************************************/
|
2013-07-24 20:27:12 +02:00
|
|
|
/* There are two LEDs on the SAMA5D3 series-CM board that can be controlled
|
2013-08-06 18:20:17 +02:00
|
|
|
* by software. A blue LED is controlled via PIO pins. A red LED normally
|
2013-07-24 20:27:12 +02:00
|
|
|
* provides an indication that power is supplied to the board but can also
|
|
|
|
* be controlled via software.
|
|
|
|
*
|
|
|
|
* PE25. This blue LED is pulled high and is illuminated by pulling PE25
|
|
|
|
* low.
|
|
|
|
*
|
|
|
|
* PE24. The red LED is also pulled high but is driven by a transistor so
|
|
|
|
* that it is illuminated when power is applied even if PE24 is not
|
|
|
|
* configured as an output. If PE24 is configured as an output, then the
|
2013-07-31 19:44:30 +02:00
|
|
|
* LCD is illuminated by a high output.
|
2013-07-24 20:27:12 +02:00
|
|
|
*/
|
|
|
|
|
|
|
|
/* LED index values for use with sam_setled() */
|
|
|
|
|
|
|
|
#define BOARD_BLUE 0
|
2014-04-11 23:57:35 +02:00
|
|
|
#ifdef CONFIG_SAMA5D3xEK_NOREDLED
|
|
|
|
# define BOARD_NLEDS 1
|
|
|
|
#else
|
|
|
|
# define BOARD_RED 1
|
|
|
|
# define BOARD_NLEDS 2
|
|
|
|
#endif
|
2013-07-24 20:27:12 +02:00
|
|
|
|
|
|
|
/* LED bits for use with sam_setleds() */
|
|
|
|
|
|
|
|
#define BOARD_BLUE_BIT (1 << BOARD_BLUE)
|
2014-04-11 23:57:35 +02:00
|
|
|
#ifndef CONFIG_SAMA5D3xEK_NOREDLED
|
|
|
|
# define BOARD_RED_BIT (1 << BOARD_RED)
|
|
|
|
#endif
|
2013-07-24 20:27:12 +02:00
|
|
|
|
|
|
|
/* These LEDs are not used by the board port unless CONFIG_ARCH_LEDS is
|
|
|
|
* defined. In that case, the usage by the board port is defined in
|
|
|
|
* include/board.h and src/sam_leds.c. The LEDs are used to encode OS-related
|
2014-04-11 23:57:35 +02:00
|
|
|
* events as follows when the red LED (PE24) is available:
|
2013-07-24 20:27:12 +02:00
|
|
|
*
|
|
|
|
* SYMBOL Val Meaning LED state
|
|
|
|
* Blue Red
|
|
|
|
* ----------------- --- ----------------------- -------- -------- */
|
|
|
|
#define LED_STARTED 0 /* NuttX has been started OFF OFF */
|
|
|
|
#define LED_HEAPALLOCATE 0 /* Heap has been allocated OFF OFF */
|
|
|
|
#define LED_IRQSENABLED 0 /* Interrupts enabled OFF OFF */
|
|
|
|
#define LED_STACKCREATED 1 /* Idle stack created ON OFF */
|
|
|
|
#define LED_INIRQ 2 /* In an interrupt No change */
|
|
|
|
#define LED_SIGNAL 2 /* In a signal handler No change */
|
|
|
|
#define LED_ASSERTION 2 /* An assertion failed No change */
|
|
|
|
#define LED_PANIC 3 /* The system has crashed OFF Blinking */
|
|
|
|
#undef LED_IDLE /* MCU is is sleep mode Not used */
|
|
|
|
|
2014-04-11 23:57:35 +02:00
|
|
|
/* If CONFIG_SAMA5D3xEK_NOREDLED=y, then the red LED is not used by the
|
|
|
|
* system. The only difference from the above is that it is the blue, not
|
|
|
|
* the red LED that blinks in the event of an PANIC.
|
|
|
|
*
|
|
|
|
* Thus if the blue LED is statically on, NuttX has successfully booted and
|
|
|
|
* is, apparently, running normally. If the red (or blue) LED is flashing
|
|
|
|
* at approximately 2Hz, then a fatal error has been detected and the system
|
2013-07-24 20:27:12 +02:00
|
|
|
* has halted.
|
|
|
|
*/
|
2013-07-19 23:23:03 +02:00
|
|
|
|
|
|
|
/* Button definitions ***************************************************************/
|
2013-07-24 20:27:12 +02:00
|
|
|
/* There are five push button switches on the SAMA5D3X-EK base board:
|
|
|
|
*
|
|
|
|
* 1. One Reset, board reset (BP1)
|
|
|
|
* 2. One Wake up, push button to bring the processor out of low power mode
|
|
|
|
* (BP2)
|
|
|
|
* 3. One User momentary Push Button
|
|
|
|
* 4. One Disable CS Push Button
|
|
|
|
*
|
2014-03-28 22:18:49 +01:00
|
|
|
* Only the momentary push button is controllable by software (labelled
|
2013-07-24 20:27:12 +02:00
|
|
|
* "PB_USER1" on the board):
|
|
|
|
*
|
|
|
|
* - PE27. Pressing the switch connect PE27 to grounded. Therefore, PE27
|
|
|
|
* must be pulled high internally. When the button is pressed the SAMA5
|
|
|
|
* will sense "0" is on PE27.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define BUTTON_USER1 0
|
|
|
|
#define NUM_BUTTONS 1
|
|
|
|
|
|
|
|
#define BUTTON_USER1_BIT (1 << BUTTON_USER1)
|
2013-07-19 23:23:03 +02:00
|
|
|
|
2013-11-15 21:11:21 +01:00
|
|
|
/* NAND *****************************************************************************/
|
|
|
|
|
|
|
|
/* Address for transferring command bytes to the nandflash, CLE A22*/
|
|
|
|
|
2013-11-16 18:46:35 +01:00
|
|
|
#define BOARD_EBICS3_NAND_CMDADDR 0x60400000
|
2013-11-15 21:11:21 +01:00
|
|
|
|
|
|
|
/* Address for transferring address bytes to the nandflash, ALE A21*/
|
|
|
|
|
2013-11-16 18:46:35 +01:00
|
|
|
#define BOARD_EBICS3_NAND_ADDRADDR 0x60200000
|
2013-11-15 21:11:21 +01:00
|
|
|
|
|
|
|
/* Address for transferring data bytes to the nandflash.*/
|
|
|
|
|
2013-11-16 18:46:35 +01:00
|
|
|
#define BOARD_EBICS3_NAND_DATAADDR 0x60000000
|
2013-11-15 21:11:21 +01:00
|
|
|
|
2013-10-07 20:05:16 +02:00
|
|
|
/* PIO configuration ****************************************************************/
|
|
|
|
/* LCDC */
|
|
|
|
|
|
|
|
#define PIO_LCD_DAT16 PIO_LCD_DAT16_2
|
|
|
|
#define PIO_LCD_DAT17 PIO_LCD_DAT17_2
|
|
|
|
#define PIO_LCD_DAT18 PIO_LCD_DAT18_2
|
|
|
|
#define PIO_LCD_DAT19 PIO_LCD_DAT19_2
|
|
|
|
#define PIO_LCD_DAT20 PIO_LCD_DAT20_2
|
|
|
|
#define PIO_LCD_DAT21 PIO_LCD_DAT21_2
|
|
|
|
#define PIO_LCD_DAT22 PIO_LCD_DAT22_1
|
|
|
|
#define PIO_LCD_DAT23 PIO_LCD_DAT23_1
|
|
|
|
|
2013-11-06 21:38:19 +01:00
|
|
|
/* PWM. There are no dedicated PWM output pins available to the user for PWM
|
|
|
|
* testing. Care must be taken because all PWM output pins conflict with some other
|
2013-11-07 16:17:46 +01:00
|
|
|
* usage of the pin by other devices. Furthermore, many of these pins have not been
|
|
|
|
* brought out to an external connector:
|
|
|
|
*
|
|
|
|
* -----+---+---+----+------+----------------
|
|
|
|
* PWM PIN PER PIO I/O CONFLICTS
|
|
|
|
* -----+---+---+----+------+----------------
|
|
|
|
* PWM0 FI B PC28 J2.30 SPI1, ISI
|
|
|
|
* H B PB0 --- GMAC
|
|
|
|
* B PA20 J1.14 LCDC, ISI
|
|
|
|
* L B PB1 --- GMAC
|
|
|
|
* B PA21 J1.16 LCDC, ISI
|
|
|
|
* -----+---+---+----+------+----------------
|
|
|
|
* PWM1 FI B PC31 J2.36 HDMI
|
|
|
|
* H B PB4 --- GMAC
|
|
|
|
* B PA22 J1.18 LCDC, ISI
|
|
|
|
* L B PB5 --- GMAC
|
|
|
|
* B PE31 J3.20 ISI, HDMI
|
|
|
|
* B PA23 J1.20 LCDC, ISI
|
|
|
|
* -----+---+---+----+------+----------------
|
|
|
|
* PWM2 FI B PC29 J2.29 UART0, ISI, HDMI
|
|
|
|
* H C PD5 --- HSMCI0
|
|
|
|
* B PB8 --- GMAC
|
|
|
|
* L C PD6 --- HSMCI0
|
|
|
|
* B PB9 --- GMAC
|
|
|
|
* -----+---+---+----+------+----------------
|
|
|
|
* PWM3 FI C PD16 --- SPI0, Audio
|
|
|
|
* H C PD7 --- HSMCI0
|
|
|
|
* B PB12 J3.7 GMAC
|
|
|
|
* L C PD8 --- HSMCI0
|
|
|
|
* B PB13 --- GMAC
|
|
|
|
* -----+---+---+----+------+----------------
|
2013-11-06 21:38:19 +01:00
|
|
|
*/
|
|
|
|
|
2013-11-07 16:17:46 +01:00
|
|
|
/* PWM channel 0:
|
|
|
|
*
|
|
|
|
* PA20 and PA21 can be used if the LCDC or ISI are not selected. These outputs are
|
|
|
|
* available on J1, pins 14 and 16, respectively.
|
|
|
|
*
|
|
|
|
* If the GMAC is not selected, then PB0 and PB1 could also be used. However,
|
|
|
|
* these pins are not available at the I/O expansion connectors.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#if !defined(CONFIG_SAMA5_LCDC) && !defined(CONFIG_SAMA5_ISI)
|
|
|
|
# define PIO_PWM0_H PIO_PWM0_H_2
|
|
|
|
# define PIO_PWM0_L PIO_PWM0_L_2
|
|
|
|
#elif !defined(CONFIG_SAMA5_GMAC)
|
2013-11-06 21:38:19 +01:00
|
|
|
# define PIO_PWM0_H PIO_PWM0_H_1
|
|
|
|
# define PIO_PWM0_L PIO_PWM0_L_1
|
|
|
|
#endif
|
|
|
|
|
2013-11-07 16:17:46 +01:00
|
|
|
/* PWM channel 1:
|
|
|
|
*
|
|
|
|
* PA22 and PA23 can be used if the LCDC or ISI are not selected. These outputs are
|
|
|
|
* available on J1, pins 18 and 20, respectively.
|
|
|
|
*
|
|
|
|
* PE31 can be used if the ISI is not selected (and the HDMI is not being used).
|
|
|
|
* That signal is available at J3 pin 20.
|
|
|
|
*
|
|
|
|
* If the GMAC is not selected, then PB4 and PB5 could also be used. However,
|
|
|
|
* these pins are not available at the I/O expansion connectors.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#if !defined(CONFIG_SAMA5_LCDC) && !defined(CONFIG_SAMA5_ISI)
|
2013-11-06 21:38:19 +01:00
|
|
|
# define PIO_PWM1_H PIO_PWM1_H_2
|
2013-11-07 16:17:46 +01:00
|
|
|
#elif !defined(CONFIG_SAMA5_GMAC)
|
|
|
|
# define PIO_PWM1_H PIO_PWM1_H_1
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#if !defined(CONFIG_SAMA5_LCDC) && !defined(CONFIG_SAMA5_ISI)
|
2013-11-06 21:38:19 +01:00
|
|
|
# define PIO_PWM1_L PIO_PWM1_L_3
|
|
|
|
#elif !defined(CONFIG_SAMA5_ISI)
|
|
|
|
# define PIO_PWM1_L PIO_PWM1_L_2
|
2013-11-07 16:17:46 +01:00
|
|
|
#elif !defined(CONFIG_SAMA5_GMAC)
|
|
|
|
# define PIO_PWM1_L PIO_PWM1_L_1
|
2013-11-06 21:38:19 +01:00
|
|
|
#endif
|
|
|
|
|
2013-11-07 16:17:46 +01:00
|
|
|
/* PWM channel 2:
|
|
|
|
*
|
|
|
|
* None of the output pin options are available at any of the I/O expansion
|
|
|
|
* connectors for PWM channel 2
|
|
|
|
*/
|
|
|
|
|
2013-11-06 21:38:19 +01:00
|
|
|
#if !defined(CONFIG_SAMA5_HSMCI0)
|
|
|
|
# define PIO_PWM2_H PIO_PWM2_H_1
|
|
|
|
# define PIO_PWM2_L PIO_PWM2_L_1
|
|
|
|
#elif !defined(CONFIG_SAMA5_GMAC)
|
|
|
|
# define PIO_PWM2_H PIO_PWM2_H_2
|
|
|
|
# define PIO_PWM2_L PIO_PWM2_L_2
|
|
|
|
#endif
|
|
|
|
|
2013-11-07 16:17:46 +01:00
|
|
|
/* PWM channel 3:
|
|
|
|
*
|
|
|
|
* If the GMAC is not selected, then PB12 can used and is available at J3 pin 7.
|
|
|
|
* None of the other output pins are accessible at the I/O expansion connectors.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#if !defined(CONFIG_SAMA5_GMAC)
|
2013-11-06 21:38:19 +01:00
|
|
|
# define PIO_PWM3_H PIO_PWM3_H_2
|
|
|
|
# define PIO_PWM3_L PIO_PWM3_L_2
|
2013-11-07 16:17:46 +01:00
|
|
|
#elif !defined(CONFIG_SAMA5_HSMCI0)
|
|
|
|
# define PIO_PWM3_H PIO_PWM3_H_1
|
|
|
|
# define PIO_PWM3_L PIO_PWM3_L_1
|
2013-11-06 21:38:19 +01:00
|
|
|
#endif
|
|
|
|
|
2013-07-28 23:07:35 +02:00
|
|
|
/************************************************************************************
|
|
|
|
* Assembly Language Macros
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
#ifdef __ASSEMBLY__
|
|
|
|
.macro config_sdram
|
|
|
|
.endm
|
|
|
|
#endif /* __ASSEMBLY__ */
|
|
|
|
|
2013-07-19 23:23:03 +02:00
|
|
|
/************************************************************************************
|
|
|
|
* Public Data
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
|
|
|
|
#undef EXTERN
|
|
|
|
#if defined(__cplusplus)
|
|
|
|
#define EXTERN extern "C"
|
|
|
|
extern "C" {
|
|
|
|
#else
|
|
|
|
#define EXTERN extern
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/************************************************************************************
|
|
|
|
* Public Function Prototypes
|
|
|
|
************************************************************************************/
|
|
|
|
/************************************************************************************
|
|
|
|
* Name: sam_boardinitialize
|
|
|
|
*
|
|
|
|
* Description:
|
|
|
|
* All SAMA5 architectures must provide the following entry point. This entry point
|
2014-03-28 22:18:49 +01:00
|
|
|
* is called early in the initialization -- after all memory has been configured
|
2013-07-19 23:23:03 +02:00
|
|
|
* and mapped but before any devices have been initialized.
|
|
|
|
*
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
void sam_boardinitialize(void);
|
|
|
|
|
2013-09-15 20:24:42 +02:00
|
|
|
/************************************************************************************
|
|
|
|
* Name: sam_phyirq
|
|
|
|
*
|
|
|
|
* Description:
|
|
|
|
* This function may be called to register an interrupt handler that will be
|
|
|
|
* called when an interrupt is received from a PHY.
|
|
|
|
*
|
|
|
|
************************************************************************************/
|
|
|
|
|
2014-06-11 01:40:25 +02:00
|
|
|
#if defined(CONFIG_NET) && (defined(CONFIG_SAMA5_EMACA) || defined(CONFIG_SAMA5_GMAC)) && \
|
2013-09-16 19:36:12 +02:00
|
|
|
defined(CONFIG_SAMA5_PIOE_IRQ)
|
2013-09-15 20:24:42 +02:00
|
|
|
xcpt_t sam_phyirq(int intf, xcpt_t irqhandler);
|
|
|
|
#endif
|
|
|
|
|
2013-07-19 23:23:03 +02:00
|
|
|
/************************************************************************************
|
|
|
|
* Name: sam_ledinit, sam_setled, and sam_setleds
|
|
|
|
*
|
|
|
|
* Description:
|
|
|
|
* If CONFIG_ARCH_LEDS is defined, then NuttX will control the on-board LEDs. If
|
|
|
|
* CONFIG_ARCH_LEDS is not defined, then the following interfaces are available to
|
|
|
|
* control the LEDs from user applications.
|
|
|
|
*
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
#ifndef CONFIG_ARCH_LEDS
|
|
|
|
void sam_ledinit(void);
|
|
|
|
void sam_setled(int led, bool ledon);
|
|
|
|
void sam_setleds(uint8_t ledset);
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#undef EXTERN
|
|
|
|
#if defined(__cplusplus)
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2013-07-28 23:07:35 +02:00
|
|
|
#endif /* !__ASSEMBLY__ */
|
2013-07-19 23:23:03 +02:00
|
|
|
#endif /* __CONFIGS_SAMA5D3X_EK_INCLUDE_BOARD_H */
|