2009-04-10 00:00:19 +02:00
|
|
|
/************************************************************************************
|
|
|
|
* configs/mx1ads/include/board.h
|
|
|
|
* include/arch/board/board.h
|
|
|
|
*
|
|
|
|
* Copyright (C) 2009 Gregory Nutt. All rights reserved.
|
2012-09-13 20:32:24 +02:00
|
|
|
* Author: Gregory Nutt <gnutt@nuttx.org>
|
2009-04-10 00:00:19 +02:00
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
* are met:
|
|
|
|
*
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in
|
|
|
|
* the documentation and/or other materials provided with the
|
|
|
|
* distribution.
|
|
|
|
* 3. Neither the name NuttX nor the names of its contributors may be
|
|
|
|
* used to endorse or promote products derived from this software
|
|
|
|
* without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
|
|
|
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
|
|
|
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
|
|
|
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
|
|
|
|
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
|
|
|
|
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
|
|
|
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
#ifndef __ARCH_BOARD_BOARD_H
|
|
|
|
#define __ARCH_BOARD_BOARD_H
|
|
|
|
|
|
|
|
/************************************************************************************
|
|
|
|
* Included Files
|
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
/************************************************************************************
|
2015-04-08 17:15:17 +02:00
|
|
|
* Pre-processor Definitions
|
2009-04-10 00:00:19 +02:00
|
|
|
************************************************************************************/
|
2009-04-12 01:19:09 +02:00
|
|
|
|
2009-04-12 20:03:56 +02:00
|
|
|
/* Clock settings -- All clock values are precalculated */
|
2009-04-12 01:19:09 +02:00
|
|
|
|
2009-04-12 20:03:56 +02:00
|
|
|
#define IMX_SYS_CLK_FREQ 16780000 /* Crystal frequency */
|
2009-04-12 01:19:09 +02:00
|
|
|
|
2009-04-12 20:03:56 +02:00
|
|
|
/* MPCTL0 -- Controls the MCU clock:
|
|
|
|
*
|
|
|
|
* MFI + MFN / (MFD+1)
|
|
|
|
* IMX_MCUPLL_CLK_FREQ = 2 * IMX_SYS_CLK_FREQ * --------------------
|
|
|
|
* PD + 1
|
|
|
|
*/
|
|
|
|
|
|
|
|
#if 0 /* 150 MHz */
|
|
|
|
# define IMX_MPCTL0_MFN 16
|
|
|
|
# define IMX_MPCTL0_MFI 9
|
|
|
|
# define IMX_MPCTL0_MFD 99
|
|
|
|
# define IMX_MPCTL0_PD 1
|
|
|
|
#else /* 180 MHz */
|
|
|
|
# define IMX_MPCTL0_MFN 441
|
|
|
|
# define IMX_MPCTL0_MFI 4
|
|
|
|
# define IMX_MPCTL0_MFD 938
|
|
|
|
# define IMX_MPCTL0_PD 0
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#define IMX_MPCTL0_VALUE \
|
|
|
|
((IMX_MPCTL0_MFN << PLL_MPCTL0_MFN_SHIFT) |\
|
|
|
|
(IMX_MPCTL0_MFI << PLL_MPCTL0_MFI_SHIFT) |\
|
|
|
|
(IMX_MPCTL0_MFD << PLL_MPCTL0_MFD_SHIFT) |\
|
|
|
|
(IMX_MPCTL0_PD << PLL_MPCTL0_PD_SHIFT))
|
|
|
|
|
|
|
|
/* This yields: */
|
|
|
|
|
|
|
|
#if 0 /* 150 MHz */
|
|
|
|
# define IMX_MCUPLL_CLK_FREQ 153704800
|
|
|
|
#else /* 180 MHz */
|
|
|
|
# define IMX_MCUPLL_CLK_FREQ 183561405
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* SPCTL0 -- Controls the system PLL:
|
|
|
|
*
|
|
|
|
* MFI + MFN / (MFD+1)
|
|
|
|
* IMX_SYSPLL_CLK_FREQ = 2 * IMX_SYS_CLK_FREQ * --------------------
|
|
|
|
* PD + 1
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define IMX_SPCTL0_MFN 678
|
|
|
|
#define IMX_SPCTL0_MFI 5
|
|
|
|
#define IMX_SPCTL0_MFD 938
|
|
|
|
#define IMX_SPCTL0_PD 1
|
|
|
|
|
|
|
|
#define IMX_SPCTL0_VALUE \
|
|
|
|
((IMX_SPCTL0_MFN << PLL_SPCTL0_MFN_SHIFT) |\
|
|
|
|
(IMX_SPCTL0_MFI << PLL_SPCTL0_MFI_SHIFT) |\
|
|
|
|
(IMX_SPCTL0_MFD << PLL_SPCTL0_MFD_SHIFT) |\
|
|
|
|
(IMX_SPCTL0_PD << PLL_SPCTL0_PD_SHIFT))
|
2009-04-12 01:19:09 +02:00
|
|
|
|
2009-04-12 20:03:56 +02:00
|
|
|
/* This yields: */
|
2009-04-12 01:19:09 +02:00
|
|
|
|
2009-04-12 20:03:56 +02:00
|
|
|
#define IMX_SYSPLL_CLK_FREQ 96015910
|
2009-04-12 01:19:09 +02:00
|
|
|
|
2009-04-12 20:03:56 +02:00
|
|
|
/* PDCR -- Controls peripheral clocks */
|
2009-04-12 01:19:09 +02:00
|
|
|
|
2009-04-26 02:25:38 +02:00
|
|
|
#define IMX_PCLKDIV1 0
|
|
|
|
#define IMX_PCLKDIV2 0
|
2009-04-12 20:03:56 +02:00
|
|
|
#define IMX_PCLKDIV3 0
|
2009-04-12 01:19:09 +02:00
|
|
|
|
2009-04-12 20:03:56 +02:00
|
|
|
#define IMX_PCDR_VALUE \
|
|
|
|
((IMX_PCLKDIV1 << PLL_PCDR_PCLKDIV1_SHIFT) |\
|
|
|
|
(IMX_PCLKDIV2 << PLL_PCDR_PCLKDIV2_SHIFT) |\
|
|
|
|
(IMX_PCLKDIV3 << PLL_PCDR_PCLKDIV3_SHIFT))
|
|
|
|
|
2009-04-26 02:25:38 +02:00
|
|
|
/* PERCLK1: UART, Timers, PWM */
|
2009-04-12 20:03:56 +02:00
|
|
|
|
2009-04-26 02:25:38 +02:00
|
|
|
#define IMX_PERCLK1_FREQ (IMX_SYSPLL_CLK_FREQ/(IMX_PCLKDIV1+1))
|
2009-04-12 20:03:56 +02:00
|
|
|
|
2009-04-26 02:25:38 +02:00
|
|
|
/* PERCLK2: CSPI, LCD, SD */
|
2009-04-12 20:03:56 +02:00
|
|
|
|
2009-04-26 02:25:38 +02:00
|
|
|
#define IMX_PERCLK2_FREQ (IMX_SYSPLL_CLK_FREQ/(IMX_PCLKDIV2+1))
|
2009-04-12 20:03:56 +02:00
|
|
|
|
2009-04-26 02:25:38 +02:00
|
|
|
/* PERCLK3: SSI */
|
2009-04-12 20:03:56 +02:00
|
|
|
|
2009-04-26 02:25:38 +02:00
|
|
|
#define IMX_PERCLK3_FREQ (IMX_SYSPLL_CLK_FREQ/(IMX_PCLKDIV3+1))
|
2009-04-12 20:03:56 +02:00
|
|
|
|
2009-04-26 02:25:38 +02:00
|
|
|
/* CSCR settings -- Controls HCLK and BCLK and USB clock.
|
|
|
|
* HCLK: SDRAM, CSI, Memory Stick, I2C, DMA
|
|
|
|
*/
|
2009-04-12 20:03:56 +02:00
|
|
|
|
|
|
|
#define IMX_CSCR_BCLKDIV 1
|
|
|
|
#define IMX_CSCR_USBDIV 6
|
2009-04-12 01:19:09 +02:00
|
|
|
|
2009-04-11 00:07:20 +02:00
|
|
|
/* LED definitions ******************************************************************/
|
|
|
|
|
|
|
|
/* The MX1ADS has only one usable LED: Port A, bit 2 */
|
|
|
|
|
|
|
|
/* ON OFF */
|
|
|
|
#define LED_STARTED 0 /* OFF OFF */
|
|
|
|
#define LED_HEAPALLOCATE 1 /* OFF OFF */
|
|
|
|
#define LED_IRQSENABLED 2 /* OFF OFF */
|
|
|
|
#define LED_STACKCREATED 3 /* OFF OFF */
|
|
|
|
#define LED_INIRQ 4 /* ON OFF */
|
|
|
|
#define LED_SIGNAL 5 /* ON OFF */
|
|
|
|
#define LED_ASSERTION 6 /* ON OFF */
|
|
|
|
#define LED_PANIC 7 /* ON OFF */
|
2009-04-10 00:00:19 +02:00
|
|
|
|
|
|
|
/************************************************************************************
|
2009-05-07 01:09:15 +02:00
|
|
|
* Public Function Prototypes
|
2009-04-10 00:00:19 +02:00
|
|
|
************************************************************************************/
|
|
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
|
2009-04-12 20:03:56 +02:00
|
|
|
/* All i.MX architectures must provide the following entry point. This entry point
|
|
|
|
* is called early in the intitialization -- after all memory has been configured
|
|
|
|
* and mapped but before any devices have been initialized.
|
|
|
|
*/
|
|
|
|
|
|
|
|
extern void imx_boardinitialize(void);
|
|
|
|
|
2009-04-10 00:00:19 +02:00
|
|
|
#endif
|
|
|
|
|
|
|
|
#endif /* __ARCH_BOARD_BOARD_H */
|